SHARP

SERVICE MANUAL

SE00LC32GD900 Issued: 20th June 2006

LCD COLOUR TELEVISION

PAL B/G, I / SECAM B/G, D/K, L/L' SYSTEM COLOUR TELEVISION



MODELS LC-32GD9EE/F/I/K/RU LC-37GD9EE/F/I/K/RU

In the interests of user safety (required by safety regulations in some countries) the set should be restored to its original condition and only parts identical to those specified should be used.

CONTENTS

ELECTRICAL SPECIFICATIONS	3
IMPORTANT SERVICE SAFETY PRECAUTIONS	
OPERATION MANUAL	6
DIMENSIONS	10
REMOVING OF MAJOR PARTS	11
SERVICE ADJUSTMENTS	15
SOFTWARE UPDATING	23
TROUBLESHOOTING TABLE	41
MAJOR ICs INFORMATION	
SOURCE OF DOCUMENTATION	
CHASSIS LAYOUT	101
OVERALL WIRING DIAGRAM	107
BLOCK DIAGRAMS	108
SCHEMATIC DIAGRAMS	110
PRINTED WIRING BOARDS	
REPLACEMENT PARTS LIST	147
PACKING OF THE SET	166

SHARP

SERVICE MANUAL

SE00LC32GD900 Issued: 20th June 2006

LCD COLOUR TELEVISION

PAL B/G, I / SECAM B/G, D/K, L/L' SYSTEM COLOUR TELEVISION



MODELS LC-32GD9EE/F/I/K/RU LC-37GD9EE/F/I/K/RU

In the interests of user safety (required by safety regulations in some countries) the set should be restored to its original condition and only parts identical to those specified should be used.

CONTENTS

ELECTRICAL SPECIFICATIONS	3
IMPORTANT SERVICE SAFETY PRECAUTIONS	
OPERATION MANUAL	6
DIMENSIONS	10
REMOVING OF MAJOR PARTS	11
SERVICE ADJUSTMENTS	15
SOFTWARE UPDATING	23
TROUBLESHOOTING TABLE	41
MAJOR ICs INFORMATION	
SOURCE OF DOCUMENTATION	
CHASSIS LAYOUT	101
OVERALL WIRING DIAGRAM	107
BLOCK DIAGRAMS	108
SCHEMATIC DIAGRAMS	110
PRINTED WIRING BOARDS	
REPLACEMENT PARTS LIST	147
PACKING OF THE SET	166

SERVICE MANUAL UPDATE LOG SHEET Technical Report No. Application Cause / Solution Part No. Page No. Data /Serial No. Technical Bulletin No.

Use this page to keep any special servicing information as Technical Report (Bulletin), Technical Information, etc. If only part number changes are required, just change part number directly the part number in the Parts Listing Section.

ELECTRICAL SPECIFICATIONS

Item				32" LCD COLOUR TV, Model: LC-32GD9E	37" LCD COLOUR TV, Model: LC-37GD9E
LCD panel				32" Advanced Super View & BLACK TFT LCD	37" Advanced Super View & BLACK TFT LCD
Number of	dots			$3,147,264 \text{ dots } (1366 \times 768 \times 3 \text{ dots})$	
Video Colo	ur Syste	em		PAL/SECAM/NTSC 3.58/NTSC 4.43/PAL 60	
TV	TV-S	standard	Analogue	CCIR (B/G, I, D/K, L, L')	
Function			Digital	DVB-T (2K/8K OFDM)	
		eiving	VHF/UHF	E2-E69ch, F2-F10ch, I21-I69ch, IR A-IR Jch	n, (Digital: E5-E69ch)
	Cha	nnei	CATV	Hyper-band, S1-S41ch	
	TV-T	uning Sy	stem	Auto Preset 99 ch, Auto Label, Auto Sort	
	STE	REO/BILI	NGUAL	NICAM/A2	
Brightness	•			450 cd/m ²	
Backlight li	fe			60,000 hours (at Backlight Standard position)
Viewing an	gles			H : 176° V : 176°	
Audio amp	lifier			15W × 2	
Speaker				300 × 65 mm (×2)	
Terminals	Rear	Antenna	a input	UHF/VHF 75 Ω Din type (Analogue & Digital)	
		RS-232	С	9 pin MINI-DIN male connector	
		EXT 1		SCART (AV input, Y/C input, RGB input, TV o	utput)
	EXT 2			SCART (AV input/output, Y/C input, RGB input	ut, AV Link)
		EXT 3		S-VIDEO (Y/C input), RCA pin (AV input)	
		EXT 4		Ø 3.5 mm jack (Audio input), 15 pin mini D-s	ub (PC/Component)
		EXT 5		HDMI, Ø 3.5 mm jack (Audio input)	
		EXT 6		HDMI	
		C. I. (Cor	mmon Interface)	EN50221, R206001	
		OUTPU	Т	RCA pin (Audio)	
		Headph	nones	Ø 3.5mm jack (Audio output)	
OSD langu	age			English/German/French/Italian/Spanish/Dutch Russian/Polish	h/Swedish/Portuguese/Finnish/Turkish/Greek/
Power Req	uiremer	nt		AC 220–240 V, 50 Hz	
Power Con	sumptio	on		161 W (0.95 W Standby) (Method IEC60107)	175 W (0.95 W Standby) (Method IEC60107)
Weight				16.7 kg (Display only), 19.2 kg (Display with stand)	20.5 kg (Display only), 23 kg (Display with stand)
Operating	tempera	ature		0°C to +40°C	

[•] As a part of policy of continuous improvement, SHARP reserves the right to make design and specification changes for product improvement without prior notice. The performance specification figures indicated are nominal values of production units. There may be some deviations from these values in individual units.

Cautions regarding use in high and low temperature environments

- •When the unit is used in a low temperature space (e.g. room, office), the picture may leave trails or appear slightly delayed. This is not a malfunction, and the unit will recover when the temperature returns to normal.
- Do not leave the unit in a hot or cold location. Also, do not leave the unit in a location exposed to direct sunlight or near a heater, as this may cause the cabinet to deform and the LCD panel to malfunction. Storage temperature: -20°C to +60°C.

IMPORTANT SERVICE SAFETY PRECAUTION

Service work should be performed only by qualified service technicians who are thoroughly familiar with all safety checks and the servicing guidelines which follow:

WARNING

- 1. For continued safety, no modification of any circuit should be attempted.
- 2. Disconnect AC power before servicing.

CAUTION: FOR CONTINUED PROTECTION AGAINST A RISK OF

FIRE REPLACE ONLY WITH SAME TYPE

F701 (4A / 250 V)


BEFORE RETURNING THE RECEIVER (Fire & Shock Hazard)

Before returning the receiver to the user, perform the following safety checks:

- 1. Inspect all lead dress to make certain that leads are not pinched, and check that hardware is not lodged between the chassis and other metal parts in the receiver.
- 2. Inspect all protective devices such as non-metallic control knobs, insulation materials, cabinet backs, adjustment and compartment covers or shields, isolation resistor-capacitor networks, mechanical insulators, etc.
- 3. To be sure that no shock hazard exists, check for leakage current in the following manner.
- Plug the AC cord directly into a 220~240 volt AC outlet. (Do not use an isolation transformer for this test).
- •Using two clip leads, connect a 1.5k ohm, 10 watt resistor paralleled by a 0.15µF capacitor in series with all exposed metal cabinet parts and a known earth ground, such as electrical conduit or electrical ground connected to an earth ground.
 - •A true RMS reading multimeter should be used for this test, especially where the equipment uses a switch mode power supply which may result in very non-sinusoidal leakage current.
 - •Connect the resistor connection to all exposed metal parts having a return to the chassis (antenna, metal cabinet, screw heads, knobs and control shafts, escutcheon, etc.) and measure the AC voltage drop across the resistor.

All checks must be repeated with the AC cord plug connection reversed. (If necessary, a nonpolarized adaptor plug must be used only for the purpose of completing these checks.)

Any reading of 1.05V peak (this corresponds to 0.7 mA. peak AC.) or more is excessive and indicates a potential shock hazard which must be corrected before returning the monitor to the owner.



SAFETY NOTICE

Many electrical and mechanical parts in LCD television have special safety-related characteristics.

These characteristics are often not evident from visual inspection, nor can protection afforded by them be necessarily increased by using replacement components rated for higher voltage, wattage, etc.

Replacement parts which have these special safety characteristics are identified in this manual; electrical components having such features are identified by "\hat{\Lambda}".

For continued protection, replacement parts must be identical to those used in the original circuit.

The use of a substitute replacement parts which do not have the same safety characteristics as the factory recommended replacement parts shown in this service manual, may create shock, fire or other hazards.

PRECAUTIONS FOR USING LEAD-FREE SOLDER

1 Employing lead-free solder

"ALL PWB" of this model employs lead-free solder. The LF symbol indicates lead-free solder, and is attached on the PWBs and service manuals. The alphabetical character following LF shows the type of lead-free solder. Example:



Indicates lead-free solder of tin, silver and copper.

In the case of LC-37GD9E, for the Inverter PWB Units the type used is nickel, so they are marked as LFn:



Indicates lead-free solder of tin, silver and nickel.

2 Using lead-free wire solder

When fixing the PWB soldered with the lead-free solder, apply lead-free wire solder. Repairing with conventional lead wire solder may cause damage or accident due to cracks.

As the melting point of lead-free solder (Sn-Ag-Cu) is higher than the lead wire solder by 40°C, we recommend you to use a dedicated soldering bit, if you are not familiar with how to obtain lead-free wire solder or soldering bit, contact our service station or service branch in your area.

3 Soldering

As the melting point of lead-free solder (Sn-Ag-Cu) is about 220°C which is higher than the conventional lead solder by 40°C, and as it has poor solder wettability, you may be apt to keep the soldering bit in contact with the PWB for extended period of time. However, Since the land may be peeled off or the maximum heat-resistance temperature of parts may be exceeded, remove the bit from the PWB as soon as you confirm the steady soldering condition.

Lead-free solder contains more tin, and the end of the soldering bit may be easily corroded. Make sure to turn on and off the power of the bit as required.

If a different type of solder stays on the tip of the soldering bit, it is alloyed with lead-free solder. Clean the bit after every use of it.

When the tip of the soldering bit is blackened during use, file it with steel wool or fine sandpaper.

Be careful when replacing parts with polarity indication on the PWB silk.

Lead-free wire solder for servicing.

Part No.	*	Desc	ription	Code
ZHNDAi123250E	J	φ0.3mm	250g(1roll)	BL
ZHNDAi126500E	J	φ0.6mm	500g(1roll)	BK
ZHNDAi12801KE	J	φ1.0mm	1kg(1roll)	BM

OPERATION MANUAL

Remote control unit

Quick guide



Set the sleep timer in units of 30 min. up to max. 2hr. 30min.

(a) (Top/Bottom/Ful)

Set the area of magnification in Teletext mode. (See page 21.)

8

-502C

-11000

(~) (P)

4 0

<u>-</u>

Demonstrate the truD effects in a dual screen format. (See page 14.)

16 17 18 19

SLEEP

EPG DTV: To display EPG (Electronic Programme Guide) screen. ESG DTV: To display ESG (Electronic Service Guide) screen.

20

(a)

20 7

DTV) (EPG | ESG |RADIO)

N WODE SUPPROUND

5 | |

Switch between RADIO and

RADIO

Select an input source.
(TV, DTV, EXT1, EXT2, EXT3, EXT4, EXT5, EXT6) (See page 9.)

21 and 31.)
DTV: Select DTV data broadcasting and TELETEXT.

(2) (Reveal hidden Teletext)
(See page 21.)

(Subtitle for Teletext)

(Without To With the subtitles on and off. (See page 21.)

DIY. Display the subtitle selection screen. (See page 31.)

(B) (Feeze/Hold)

Set the channel in TV and DTV mode. Set the page in Teletext mode. (See page 21.)

(See page 21.)
(See page 21.)

0-9

会(Flashback)Press to return to the previous image in normal viewing mode. (Will not work while operating in EPG/ESG

Press to access DTV mode while watching other input sources, and vice versa. screen.)

P (///V) TV/DTV: Select the channel. External: Switch to TV or DTV input

23

0

a 🗭

5

Feletext: Move to the next/previous

(F) (Display information) (See pages 21, 29 and 30.) MENU Display the MENU screen. (See page 11.) **▲**/**▼**/**♦**/**▶** (Cursor)

24 25 56

59 30

80

90

9

1

Select a desired item on the setting

screen.

SHARP

Execute a command within the menu

screen. Display the programme list.

RETURN
Return to the previous menu screen Colour (Red/Green/Yellow/Blue)
TELETEXT: Select a page. (See page

27 28

SURROUND Switch the surround effects on and

26 27 28

Š

 \bigcirc

5 € **4**

Select a video setting. (See page 13.)

AV MODE

51 52

22 23 25 25 25

(This button will not work if you were watching DTV immediately before turning off the TV. In this case first selectant other input source except DTV using the ←D button.)

Select the sound multiplex mode. (See below.)

9

% (Mute)
Switch the sound on and off.

A (+ -) (Volume)

A (+) Increase the volume.

(+) Increase the volume.

LIST

DTV: Display the programme list. Ξ 12

DTV MENU 13 4

Display DTV Menu screen. 15

Exit the menu screen.

 \blacksquare Using $\mathbb{I}_{\mathbb{I}\mathbb{I}\mathbb{I}\mathbb{I}\mathbb{I}\mathbb{I}}^{\mathbb{Q}_{\square}^{\infty}}$ on the remote control unit

OPC

To switch the Optical Picture Control on and off. (See page 13.)

Ethic (WIDE MODE)
Select the Wide mode.
(See page 20.)

DTV: The coloured buttons are used to select correspondingly to the coloured items in the menu screen.

59 30

Each time you press V_{NIN-II}^{NQ} , the mode switches as illustrated in the following tables. Analogue TV mode:

Press Var to open the multi audio screen. (See page 31.)

A2 TV broadcasts selection


NICAM TV broadcasts selection

Signal	Selectable items	Signa	Ĕ
Stereo	NICAM STEREO, MONO	Stere	2
Bilingual	NICAM CH A, NICAM CH B,	Billin	ا تقا
	SCAM CIT AB, MOING	Mon	ž
Monaural	NICAM MONO, MONO		•

Signal	Selectable items
Stereo	STEREO, MONO
Bilingual	CH A, CH B, CH AB
Monaural	MONO



Quick guide



When no signal is input, the sound mode will display "MONO"

Operation Manual (Continued)

Setting the input source


Using external equipment

To view external source images, select the input source using 🕞 on the remote control unit or TV.

The cables marked with * are commercially available items

Connecting a VCR

your VCR supports TV-VCR advanced AV Link systems, you can connect the VCR to the EXT 2 You can use the EXT 1 or 2 terminals when connecting terminal of the TV using the fully-wired SCART cable. a VCR and other audiovisual equipment.



TV-VCR advanced AV Link systems may not be compatible

NOTE

with some external sources. TV-OUT from EXT 5 (HDMI), EXT 6 (HDMI) or DTV is selected as the input.

Connecting a game console or camcorder

7

3 RCA to 15-pin D-sub adapter

(Supplied)


Component

cable*

Ţ

Ö ô

A game console, camcorder and some other audiovisual equipment are conveniently connected using the EXT 3 terminals.




Game console Camcorder

- EXT 3: The S-video terminal has priority over the video terminals.
 - You can connect the game console to EXT 1 or 3 terminals to enjoy clearer picture.

Connecting a DVD player


You can use the EXT 3, 4, 5 (HDMI) or 6 (HDMI) terminals when connecting to a DVD player and other audiovisual equipment.
AUDIO cable*



the TV, make sure to set "Decoder" to "EXTT" in the Programme Setup "Manual Adjust" menu. (See page 16.)

• Do not connect the decoder to the EXT 2 terminal. In cases when the decoder needs to receive signal from

EXT 4 • Use the EXT 4 terminals to connect a PC. RGB cable* Connecting a PC _[-0 00 S • EXT 3: The S-video terminal has priority over the video terminals.



HDMI-DVI conversion

DVD player

adapter/cable*

EXT 4

ø 3.5 mm stereo minijack cable*

•

- The cables marked with * are commercially available
- The PC input terminals are DDC 1/2B-compatible.
 Refer to page 33 for a list of PC signals compatible with the TV.
- When connecting to a PC, the correct input signal type is automatically detected. Macintosh adaptor may be required for use for some Macintosh computers. DVD player

Using AV Link function

You can use the EXT 1 terminal when connecting a

Connecting a decoder

Using external equipment

decoder and other audiovisual equipment

EXT 1

SCART cable

·····

This TV incorporates four typical AV Link functions for smooth connections between the TV and other audiovisual equipment.

One Touch Play

While the TV is in standby mode, it automatically turns on and plays back the image from the audiovisual source (e.g. VCR, DVD). WYSIWYR (What You See Is What You Record)

Decode

When the remote control unit of the connected VCR has the WYSIWYR button, you can automatically start recording by pressing the WYSIWYR button.

Preset Download

Automatically transfers the channel preset information

from the tuner on the TV to the one on the connected audiovisual equipment (e.g. VCR) via the EXT 2 terminal.

NOTE

- Only works when the audiovisual equipment is connected to the EXT 2 terminal on the TV with AV Link via a fully Refer to operation manuals of each external equipment for the details.
- wired SCART. The use of the AV Link function is only possible if the TVset has enforced a complete auto-installation with the connected audiovisual equipment (page 8, Initial auto

audiovisual équipment used. Depending on the manufacturer and type of equipment used, it is possible The availability of the AV Link function depends on the that the described functions may be completely or partially installation)

HDMI cable* EXT 6

nput the Audio signal here.

EXT3

video cable*

If not, use EXT 6.

conversion adapter/cable,

- When using an HDMI-DVI

(BVL)

DVD player

NOTE

• When connecting an HDMI-DVI conversion adapter/cable to the HDMI terminal, the image may not come in clearly.

Operation Manual (Continued)

Attaching the stand

Quick guide

Before performing work spread cushioning over the base area to lay the TV on, making sure the area is completely flat. This will prevent it from being damaged.

Before attaching (or detaching) stand, unplug the AC cord from the AC INPUT terminal.

1 Confirm the 8 screws supplied with the TV.

Short screws (×4) (used in step 2)

ุด

Long screws (×4) (used in step 4) **(3)** (a) **(1)**

Attach the two parts of the stand unit to each other using the 4 short screws as shown.


4

Insert and tighten the 4 long screws on the rear of the TV as shown. CCC

Insert the stand into the opening on the bottom of the TV.

က

Setting the TV



Appendix

Troubleshooting

Problem	Possible Solution
• No power.	 Check if you pressed (b) I on the remote control unit. (See page 8.) If the indicator on the TV lights up red, press (b). Is the AC cord disconnected? (See page 4.) Check if you pressed (b) on the TV. (See page 8.)
 Unit cannot be operated. 	 External influences such as lightning, static electricity, etc., may cause improper operation. In this case, operate the unit after first turning the power off, or unplugging the AC cord and re-plugging it in after 1 or 2 minutes.
Remote control unit does not operate.	 Are batteries inserted with polarity (+, -) aligned? (See page 5.) Are batteries worn out? (Replace with new batteries.) Are you using it under strong or fluorescent lighting? Is a fluorescent light illuminated to remote control sensor?
 Picture is cut off. 	 Is the image position correct? (See page 18.) Are screen mode adjustments (4:3 Mode/WSS) such as picture size made correctly? (See pages 18 and 20.)
Strange colour, light colour, or dark, or colour misalignment.	 Adjust the picture fone. (See pages 13 and 14.) Is the room too bright? The picture may look dark in a room that is too bright. Check the colour system setting. (See pages 16 and 19.) Check the HDMI Setup setting. (See page 19.)
Power is suddenly turned off.	 The unit's internal temperature has increased. Remove any objects blocking vent or clean. Check the power control setting. (See page 15.) Is sleep timer set? Press SLEEP on the remote control unit until it sets to Off.
• No picture.	 Is connection to other components correct? (See pages 9 and 10.) Is input signal type selected correctly after connection? (See page 19.) Is the correct input source selected? (See page 9.) Is not compatible signal being input? (See page 33.) Is picture adjustment correct? (See pages 13 and 14.) Is the antenna connected properly? (See page 4.) Is "On" selected in "Audio Only"? (See page 18.)
• No sound.	 Is the volume too low? (See pages 6 and 7.) Make sure that headphones are not connected. (See page 7.) Check if you pressed \$\times\$ on the remote control unit. (See page 6.)
• The DTV menu screen is displayed in monochrome and hard to select the item.	• Check if "Monochrome" is set to "On". If so, set it to "Off". (See page 14.)

Cautions regarding use in high and low temperature environments

- When the unit is used in a low temperature space (e.g. room, office), the picture may leave trails or appear slightly
 delayed. This is not a malfunction, and the unit will recover when the temperature returns to normal.
 Do not leave the unit in a hot or odd location. Also, do not leave the unit in a location exposed to direct sunlight or near
 a heater, as this may cause the cabinet to deform and the LCD panel to malfunction.
 Storage temperature: -20°C to +60°C.

Operation Manual (Continued)

Appendix

Standard VESA Frequency Vertical 60 Hz 60 Hz 60 Hz PC compatibility chart Horizontal Frequency 31.5 KHz 37.9 KHz 48.4 KHz 1024×768 480 800×600 640 × Resolution SVGA ΛGA XGA

> > \ VGA, SVGA and XGA are registered trademarks of International Business Machines Co., Inc.

NOTE

can only be guaranteed if the video card conforms exactly to the VESA 60Hz standard. Any variations from this standard will result in picture distortions. This TV has only limited PC compatibility, correct operation

RS-232C port specifications

PC Control of the TV

When a program is set, the TV can be controlled from the PC using the RS-232C terminal. The input signal (PC/video) can be selected, the volume can be adjusted and various other adjustments and settings can be made, enabling

Attach an RS-232C cable cross-type (commercially available) to a 9 pin D-sub/MINI-DIN (optional: AN-A1RS) for the connections.

This operation system should be used by a person who is accustomed to using PCs.



Communication conditions

RS-232C serial control cable (cross type, commercially available)

Set the RS-232C communications settings on the PC to match the TV's communications conditions. The TV's communications settings are as follows:

Band rate:	sdq 009'6
Data length:	8 bits
Parity bit:	None
Stop bit:	1 bit
Flow control:	None

Communication procedure

Send the control commands from the PC via the RS-

232C connector.

The TV operates according to the received command and sends a response message to the PC.

Do not send multiple commands at the same time Wait until the PC receives the OK response before sending the next command

Command format

Eight ASCII codes + CR

	1	l.
	P4	
	P3	
	P2	
5	F1	,
2	C4	ľ
	C3	
	C2	
5	Ω	l.

Parameter 4-digits Return code Command 4-digits: Command. The text of four characters. Parameter 4-digits: Parameter 0 – 9, \times , blank, ? Command 4-digits

Parameter

When the input parameter is not within an adjustable range, "ERR" returns. (Refer to "Response code format".) blank(s) for the remainder. (Be sure that four values are Input the parameter values, aligning left, and fill with input for the parameter.)

	6			5
	0	0	0	5
	0	က	0	0
0	0	1	-	0

When "?" is input for some commands, the present setting value responds

	~
	۷
	۷
Ċ	۷

Response code format

Normal response Ţ 0

▄▓▆██Ì[

Return code (0DH)

Ţ α command) Œ Ш

Return code (0DH)

Problem response (communication error or incorrect

Appendix

Commands

CONTROL ITEM	COMMAND	PARAMETER	AME	Ë	R CONTROL CONTROL ITEM	.ITEM COMMAND		PARAMETER	H	CONTROL
OWER SETTING	P W R	0	H	H	POWER OFF POSITION	H	* S O	*		H-POSITION AV (-10-+10)
NPUT SELECTION A	_ □	Ľ	H	H	INPUT SWITCHING (TOGGLE)	Н	0 8 2	5	٥.	AV (-10-+10)
	O > ⊢	Ľ	<u> </u>	<u> </u>	TV (CHANNEL FIXED)	> N	* S O	*		V-POSITION AV (-10-+10)
	> L -		H	H	DTV (CHANNEL FIXED)	V P	S 0	5 5	۷.	AV (-10-+10)
	- A	,	H	H	EXT1 - 6 (1 - 6)	0 7 0	C K	*	-	CLOCK (0 - 180)
	- A	c-	c.	5	? 1 to 5, ERR (TV/DTV)	0 7 0	C K ?	ii	ċ	0 to 180
CHANNEL	D C	*	,	H	TV DIRECT CHANNEL (1 – 99)	Н Д	S E *	*	- 1	PHASE (0 - 40)
	рссн	ć	5 5	3 3	9 11099	Д Д	S E	6	¢-	0 to 40
	O H		H	<u> </u>	CHANNEL UP WIDE MODE	- M	D E 0	- 1	1	WIDE MODE (Toggle)
	C H	i		- 1	CHANNEL DOWN	- M	D E 1			NORMAL (AV)
	0 \rm \	*	*	<u> </u>	DTV DIRECT CHANNEL (1 to 999)	- M	D E 2	- 1	-	ZOOM 14:9 (AV)
	DTVD	ċ	i	6 6	? 1 to 999	- W	D E 3	- 1		PANORAMA (AV)
	D T U P		H	H.	DTV CHANNEL UP	- W	D E 4		-	FULL (AV)
	D T D W		H	-	_ DTV CHANNEL DOWN	W	D E 5	- 1		CINEMA 16:9 (AV)
NPUT SELECTION B	- Z	0	H	<u> </u>	EXT1 (Y/C)	- W	D E 6		-	CINEMA 14:9 (AV)
	_ Z	-	H	-	EXT1 (CVBS)		D E 9	- 1	1	NORMAL (PC)
	- Z	N	H	H	EXT1 (RGB)	- W	D E 1	- 0	-	FULL (PC)
	- В	٥.	6	6	? 0to2	W	D E ?	5	¢.	1 to 10
	Z -	0	H	H	EXT2 (Y/C) MUTE	D M	L E 0	1	1	MUTE (Toggle)
	N P 2	-	H	-	EXT2 (CVBS)	I N	r E 1	-	-	MUTE ON
	Z P 2	2	-	-	EXT2 (RGB)	□ W	r E 2	- 1	1	MUTE OFF
	N P 2	٥.	6	5	? 0to2	M U	F 2	6 6	ć	1 to 2
	ω Ζ	0	H	H	EXT3 SURROUND	A	0 \ 0	1	1	SURROUND (Toggle)
	_ Z _ 4	0	<u> </u>	<u> </u>	EXT4 (RGB)	A	- \ -	- 1	-1	SURROUND ON
	_ Z G	-	-	H	EXT4 (COMPONENT)	A	D V 2	1	1	SURROUND OFF
	_ Z G	٥.	C-	6	? 0to 1	A	2 A G	ć	ċ	1 to 2
	N P	0	H	Н	_ EXT5 (HDMI) AUDIO CHANGE	A C	H A	- 1	-	SOUND SELECT (ST/Bilingual/mono)
	9 N	0	H	H	EXT6 (HDMI) SLEEP TIMER	0 F T	T M O	- 1		OFF
4V MODE	> A	0	- 1	- 1	AV MODE SELECTION	0	Σ	1	- 1	30 m
SELECTION	A M	-	H	H	STANDARD	0 F T	F M 2	- 1	-	1 h 00 m
	A V M D	2	H	-	_ SOFT	0 F T	T M 3	- 1	-	1 h 30 m
	> W	m	<u> </u>	<u> </u>	ECO	0 F T	F M 4		-	2 h 00 m
	A M D	4	H	-	_ user	0 F T	T M 5	- 1	-	2 h 30 m
	A M	5	-	-	DYNAMIC	0 F	T M ?	5	c-	0 to 150
	A M D	٥.	6	5	? 1105 TEXT	T E X	0 T X	-	-	TEXT OFF
/OLUME	V O L	*	,		VOLUME (0 – 60)	× ⊟ ⊢		- 1		TEXT CHANGE
	N 0 L	٥.	٥.	?	? 0 to 60	ш	⊹ ⊢ ×	c.	¢-	0 to 1
						0	9		İ	1000 0011 0111 10 10 111

If an underbar (_) appears in the parameter column, enter

VOLUME


DIRECT PAGE JUMP (100-TEXT CHANGE

a space.


• If an asterisk (*) appears, enter a value in the range indicated in brackets under CONTROL CONTENTS.


automatic programmed playing.

DIMENSIONS




(): LC-32GD9E []: LC-37GD9E : LC-32/37GD9E






REMOVING OF MAJOR PARTS

- 1. Remove the stand fixing screws (4 pcs.).
- 2. Remove the terminal screws (6 pcs.).
- 3. Remove the cabinet B fixing screws (9 pcs.).
- 4. Remove the cabinet B after opening from the direction of an arrow.
- 5. Remove the top cover ass'y.
- 6. Remove the operation PWB fixing screws (3 pcs.).
- 7. Remove the stand cover fixing screws (2 pcs.).
- 8. Remove the stand assist angle fixing screws (2 pcs.).
- 9. Remove the 6 lock screws from the right and left center angles and take out both center angles.
- 10. Remove the Shield screws (2 pcs.).







Removing of Major Parts (Continued)

11. Disconnect all the connectors from all the PWBs.

LC-32GD9E




LC-37GD9E




Removing of Major Parts (Continued)

- 12. Remove the chassis frame fixing screws (5 pcs.).
- 13. Remove the Digital PWB with Digital PWB Shield fixing screws (4 pcs.).
- 14. Remove the Digital PWB from Digital PWB Shield (4 pcs.).
- 15. Remove the tuner PWB fixing angle fixing screws (2 pcs.).
- 16. Remove the power PWB fixing screws (4 pcs.).
- 17. Remove the AV PWB fixing screws (5 pcs.).
- 18. Remove the R/C,LED PWB fixing screws (3 pcs.).
- 19. Remove the 8 lock screws from the right and left speakers and take out both speakers.



Removing of Major Parts (Continued)

- 20. Remove the LCD angle to LCD Panel fixing screws (9 pcs.).
- 21. Remove the LCD angle to Cabinet-A fixing screws (5 pcs.).
- 22. Remove the LCD angle to Cabinet-A fixing screws (1 pcs.) (Only for LC-37GD9E).



SERVICE ADJUSTMENTS

The adjustment values are set to their optimum at the factory before shipping. If by any chance a value should become improper or a readjustment is required due to part replacement, make an adjustment according to the following procedure.

1. Entering and exiting the adjustment process mode

- 1- Unplug the AC power cord of TV set to force power off.
- 2- While holding down the "VOL (–)" and "INPUT" keys on the set at once, plug in the AC power cord to turn on the set. The letter K appears on the screen. (Factory mode)
- 3- Next, hold down the "VOL (—)" and "P (V)" keys on the set at once. Multiple lines of orange characters appearing on the screen indicate that the set is now in the adjustment process mode. If you fail to enter the adjustment process mode (the display is the same as normal start up), retry the procedure.
- 4- To exit the adjustment process mode after the adjustment is done, unplug the AC power cord to force off the power. (When the power is turned off by the remote controller, unplug also the AC power cord and wait for 10 seconds before plug it in again.)
- 5- To remove "K" mode, just repeat steps 1 and 2. This time the letter K disappears from screen.

Caution: Use due care in handling the information described here lest the users should know how to enter the adjustment process mode. If the settings tampered with in this mode, unrecoverable system damage may result.


2. Remote Controller Key Operation and Description of Display in Adjustment Process Mode

2.1 Key operation

Remote controller key	Main unit key	Function
P (Λ / V)	P (Λ / V)	Moving an item (line) by one (UP/DOWN)
VOL (+/-)	VOL (+/-)	Changing a selected item setting (+1/-1)
Cursor (UP / DOWN)		Turning a page (PREVIOUS / NEXT)
Cursor (LEFT / RIGHT)		Changing a selected line setting (+10/-10)
INPUT SOURCE on remote controller	INPUT button	Input source switching (toggle switching) (TV→DTV→EXT1→EXT2→EXT3→EXT4→EXT5→EXT6) (Not Operative)
OK		Executing a function

Input mode is switched automatically when relevant adjustment is started so far as the necessary input signal available.

2.2 Description of display



3. Adjustment process mode menu

The character string in brackets [] will appear as a page title in the adjustment process menu header.

	T	T.a.	1=	I =
Page	Line	Item	Description	Remarks (Adjustment detail, etc.)
1/11		[INFO]		
	1	Main Version	1.xxx (xx/xx/xxxx) x	Main microprocessor version (VCTP)
	2	Dev Version	x.xxx	Digital Module version
	3	Dev Loader Version	X.X	Digital Module loader version
	4	PIC Version	XX.XX	PIC version
		TEMP SENSOR		
	5		XXX	Temp inside cabinet (near panel)
	6	NORMAL STANDBY CAUSE	[X]0	Last status which cause standby
	7	ERROR STANDBY CAUSE	xxHxxM (X5)	Error standby cause
				Total operating time before error
2/11		[INIT]		
	1	Factory Init	(/EURO/UK/ITALY/FRANCE/RUSSIA)ENTER	Initialization to factory settings
	2	Inch Setting	(/26/32/37/45)	Initialization data for different panel sizes
	3	PUBLIC MODE	OFF/ON	PUBLIC MODE flag setting
		Center Acutime	XxH xxM	Main appreting hours (Not Operative)
	4		OFF/ON	Main operating hours (Not Operative)
	5	RESET	XxH xxM	Main operating hours reset
	6	Backlight Acutime		Backlight operating hours
	7	RESET	OFF/ON	Backlight operating hours reset
	8	Picture Read Pos X	0	x-axis setting of picture data
	9	Picture Read Pos Y	0	y-axis setting of picture data
	10	Picture Read	ON/OFF	Start/stop of picture data
3/11	1.0	[PAL. SECAM. N358]	1	1 otop o. p.oto. o data
3/11	1		LINTED	DE ACC outo adjustes and
	1	RF-AGC ADJ	ENTER	RF AGC auto adjustment
	2	PAL+TUNER ADJ	ENTER	PALTUNER auto adjustment
	3	PAL ADJ	ENTER	PAL auto adjustment
	4	TUNER ADJ	ENTER	TUNER auto adjustment
	5	CONTRAST SD	32	SD contrast adjustment
	6	SECAM CB OFFSET	1	SECAM contrast adjustment
	7	SECAM CR OFFSET	1	SECAM contrast adjustment
	8	TUNER A DAC	32	TUNER DAC adjustment
	9	RF AGC	20	RF AGC adjustment
4/4.4	9		20	RF AGC adjustifierit
4/11		[COMP 15K]	T	I
	1	COMP 15K ADJ	ENTER	COMP 15K auto adjustment
	2	COMP 15K CONTRAST	32	Contrast adjustment
5/11		[HDTV]		
	1	HDTV CONTRAST	32	Contrast adjustment
6/11	1	[SMPTE]	1	,
0/11	1	RF-AGC ADJ	ENTER	RF AGC auto adjustment
	1			
	2	PAL+TUNER ADJ	ENTER	PALTUNER auto adjustment
	3	PAL ADJ	ENTER	PAL auto adjustment
	4	TUNER ADJ	ENTER	TUNER auto adjustment
	5	CONTRAST SD	32	SD contrast adjustment
	6	SECAM CB OFFSET	1	SECAM contrast adjustment
	7	SECAM CR OFFSET	1	SECAM contrast adjustment
	8	TUNER A DAC	32	TUNER DAC adjustment
	9	RF AGC	20	RF AGC adjustment
7/11			120	Transcription
7/11	1	[M GAMMA INFO]	160	IM/D adjustment gradation 4 in a 4 a 440 a
	1	MGAMMA IN 1	160	W/B adjustment, gradation 1 input setting
	2	MGAMMA IN 2	320	W/B adjustment, gradation 2 input setting
	3	MGAMMA IN 3	480	W/B adjustment, gradation 3 input setting
	4	MGAMMA IN 4	640	W/B adjustment, gradation 4 input setting
	5	MGAMMA IN 5	800	W/B adjustment, gradation 5 input setting
			960	I MUD a discount of the delication of the section of
	Ю	MGAMMA IN 6	300	W/B adjustment, gradation 6 input setting
	6		OFF/ON	
	7	MGAMMA WRITE	OFF/ON	EEP writing of adjustment values
Q/11	7 8	MGAMMA WRITE MGAMMA RESET	1	
8/11	7 8	MGAMMA WRITE MGAMMA RESET [M GAMMA 1-3]	OFF/ON OFF/ON	EEP writing of adjustment values Initialization of adjustment values
8/11	7 8	MGAMMA WRITE MGAMMA RESET [M GAMMA 1-3] MGAMMA R 1	OFF/ON OFF/ON	EEP writing of adjustment values Initialization of adjustment values W/B adjustment, gradation 1R adjustment value
8/11	7 8 1 2	MGAMMA WRITE MGAMMA RESET [M GAMMA 1-3] MGAMMA R 1 MGAMMA G 1	OFF/ON OFF/ON	EEP writing of adjustment values Initialization of adjustment values W/B adjustment, gradation 1R adjustment value W/B adjustment, gradation 1G adjustment value
8/11	7 8 1 2 3	MGAMMA WRITE MGAMMA RESET [M GAMMA 1-3] MGAMMA R 1 MGAMMA G 1 MGAMMA B 1	OFF/ON OFF/ON	EEP writing of adjustment values Initialization of adjustment values W/B adjustment, gradation 1R adjustment value W/B adjustment, gradation 1G adjustment value W/B adjustment, gradation 1B adjustment value
8/11	7 8 1 2	MGAMMA WRITE MGAMMA RESET [M GAMMA 1-3] MGAMMA R 1 MGAMMA G 1	OFF/ON OFF/ON	EEP writing of adjustment values Initialization of adjustment values W/B adjustment, gradation 1R adjustment value W/B adjustment, gradation 1G adjustment value
8/11	7 8 1 2 3 4	MGAMMA WRITE MGAMMA RESET [M GAMMA 1-3] MGAMMA R 1 MGAMMA G 1 MGAMMA B 1	OFF/ON OFF/ON	EEP writing of adjustment values Initialization of adjustment values W/B adjustment, gradation 1R adjustment value W/B adjustment, gradation 1G adjustment value W/B adjustment, gradation 1B adjustment value
8/11	7 8 1 2 3 4 5	MGAMMA WRITE MGAMMA RESET [M GAMMA 1-3] MGAMMA R 1 MGAMMA G 1 MGAMMA B 1 MGAMMA R 2 MGAMMA G 2	OFF/ON OFF/ON	EEP writing of adjustment values Initialization of adjustment values W/B adjustment, gradation 1R adjustment value W/B adjustment, gradation 1G adjustment value W/B adjustment, gradation 1B adjustment value W/B adjustment, gradation 2R adjustment value W/B adjustment, gradation 2G adjustment value
8/11	7 8 1 2 3 4 5 6	MGAMMA WRITE MGAMMA RESET [M GAMMA 1-3] MGAMMA R 1 MGAMMA G 1 MGAMMA B 1 MGAMMA B 2 MGAMMA G 2 MGAMMA B 2	OFF/ON OFF/ON 0 0 0 0 0 0	EEP writing of adjustment values Initialization of adjustment values W/B adjustment, gradation 1R adjustment value W/B adjustment, gradation 1G adjustment value W/B adjustment, gradation 1B adjustment value W/B adjustment, gradation 2R adjustment value W/B adjustment, gradation 2G adjustment value W/B adjustment, gradation 2B adjustment value
8/11	7 8 1 2 3 4 5 6 7	MGAMMA WRITE MGAMMA RESET [M GAMMA 1-3] MGAMMA R 1 MGAMMA G 1 MGAMMA B 1 MGAMMA R 2 MGAMMA G 2 MGAMMA B 2 MGAMMA B 2 MGAMMA B 3	OFF/ON OFF/ON 0 0 0 0 0 0 0 0 0	EEP writing of adjustment values Initialization of adjustment values W/B adjustment, gradation 1R adjustment value W/B adjustment, gradation 1G adjustment value W/B adjustment, gradation 1B adjustment value W/B adjustment, gradation 2R adjustment value W/B adjustment, gradation 2G adjustment value W/B adjustment, gradation 2B adjustment value W/B adjustment, gradation 3R adjustment value
8/11	7 8 1 2 3 4 5 6 7 8	MGAMMA WRITE MGAMMA RESET [M GAMMA 1-3] MGAMMA R 1 MGAMMA G 1 MGAMMA B 1 MGAMMA R 2 MGAMMA G 2 MGAMMA G 2 MGAMMA B 2 MGAMMA B 3 MGAMMA R 3 MGAMMA G 3	OFF/ON OFF/ON 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	EEP writing of adjustment values Initialization of adjustment values W/B adjustment, gradation 1R adjustment value W/B adjustment, gradation 1G adjustment value W/B adjustment, gradation 1B adjustment value W/B adjustment, gradation 2R adjustment value W/B adjustment, gradation 2G adjustment value W/B adjustment, gradation 2B adjustment value W/B adjustment, gradation 3R adjustment value W/B adjustment, gradation 3G adjustment value
8/11	7 8 1 2 3 4 5 6 7 8 9	MGAMMA WRITE MGAMMA RESET [M GAMMA 1-3] MGAMMA R 1 MGAMMA B 1 MGAMMA B 1 MGAMMA R 2 MGAMMA G 2 MGAMMA G 2 MGAMMA B 2 MGAMMA B 3 MGAMMA B 3 MGAMMA B 3 MGAMMA B 3	OFF/ON OFF/ON 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	EEP writing of adjustment values Initialization of adjustment values W/B adjustment, gradation 1G adjustment value W/B adjustment, gradation 1G adjustment value W/B adjustment, gradation 1B adjustment value W/B adjustment, gradation 2R adjustment value W/B adjustment, gradation 2G adjustment value W/B adjustment, gradation 2B adjustment value W/B adjustment, gradation 3R adjustment value W/B adjustment, gradation 3G adjustment value W/B adjustment, gradation 3B adjustment value W/B adjustment, gradation 3B adjustment value
	7 8 1 2 3 4 5 6 7 8	MGAMMA WRITE MGAMMA RESET [M GAMMA 1-3] MGAMMA R 1 MGAMMA B 1 MGAMMA B 1 MGAMMA R 2 MGAMMA G 2 MGAMMA G 2 MGAMMA B 2 MGAMMA B 3 MGAMMA WRITE	OFF/ON OFF/ON 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	EEP writing of adjustment values Initialization of adjustment values W/B adjustment, gradation 1R adjustment value W/B adjustment, gradation 1G adjustment value W/B adjustment, gradation 1B adjustment value W/B adjustment, gradation 2R adjustment value W/B adjustment, gradation 2G adjustment value W/B adjustment, gradation 2B adjustment value W/B adjustment, gradation 3R adjustment value W/B adjustment, gradation 3G adjustment value
8/11	7 8 1 2 3 4 5 6 7 8 9	MGAMMA WRITE MGAMMA RESET [M GAMMA 1-3] MGAMMA R 1 MGAMMA B 1 MGAMMA B 1 MGAMMA R 2 MGAMMA G 2 MGAMMA G 2 MGAMMA B 2 MGAMMA B 3 MGAMMA B 3 MGAMMA B 3 MGAMMA B 3	OFF/ON OFF/ON 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	EEP writing of adjustment values Initialization of adjustment values W/B adjustment, gradation 1G adjustment value W/B adjustment, gradation 1G adjustment value W/B adjustment, gradation 1B adjustment value W/B adjustment, gradation 2R adjustment value W/B adjustment, gradation 2G adjustment value W/B adjustment, gradation 2B adjustment value W/B adjustment, gradation 3R adjustment value W/B adjustment, gradation 3G adjustment value W/B adjustment, gradation 3B adjustment value W/B adjustment, gradation 3B adjustment value
	7 8 1 2 3 4 5 6 7 8 9	MGAMMA WRITE MGAMMA RESET [M GAMMA 1-3] MGAMMA R 1 MGAMMA B 1 MGAMMA B 1 MGAMMA R 2 MGAMMA G 2 MGAMMA G 2 MGAMMA B 2 MGAMMA B 3 MGAMMA WRITE	OFF/ON OFF/ON 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	EEP writing of adjustment values Initialization of adjustment values W/B adjustment, gradation 1G adjustment value W/B adjustment, gradation 1G adjustment value W/B adjustment, gradation 1B adjustment value W/B adjustment, gradation 2R adjustment value W/B adjustment, gradation 2G adjustment value W/B adjustment, gradation 2B adjustment value W/B adjustment, gradation 3R adjustment value W/B adjustment, gradation 3G adjustment value W/B adjustment, gradation 3B adjustment value W/B adjustment, gradation 3B adjustment value
	7 8 1 2 3 4 5 6 7 8 9 10	MGAMMA WRITE MGAMMA RESET [M GAMMA 1-3] MGAMMA R 1 MGAMMA B 1 MGAMMA B 2 MGAMMA G 2 MGAMMA G 2 MGAMMA B 2 MGAMMA B 3 MGAMMA B 3 MGAMMA B 3 MGAMMA B 3 MGAMMA WRITE [M GAMMA R 4	OFF/ON OFF/ON 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	EEP writing of adjustment values Initialization of adjustment values W/B adjustment, gradation 1G adjustment value W/B adjustment, gradation 1B adjustment value W/B adjustment, gradation 1B adjustment value W/B adjustment, gradation 2R adjustment value W/B adjustment, gradation 2G adjustment value W/B adjustment, gradation 2B adjustment value W/B adjustment, gradation 3R adjustment value W/B adjustment, gradation 3G adjustment value W/B adjustment, gradation 3B adjustment value EEP writing of adjustment values W/B adjustment, gradation 4R adjustment value
	7 8 1 2 3 4 5 6 7 8 9 10	MGAMMA WRITE MGAMMA RESET [M GAMMA 1-3] MGAMMA R 1 MGAMMA B 1 MGAMMA B 2 MGAMMA G 2 MGAMMA B 2 MGAMMA B 2 MGAMMA B 3 MGAMMA WRITE [M GAMMA 4-6] MGAMMA G 4	OFF/ON OFF/ON 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	EEP writing of adjustment values Initialization of adjustment values W/B adjustment, gradation 1G adjustment value W/B adjustment, gradation 1B adjustment value W/B adjustment, gradation 1B adjustment value W/B adjustment, gradation 2R adjustment value W/B adjustment, gradation 2G adjustment value W/B adjustment, gradation 2B adjustment value W/B adjustment, gradation 3R adjustment value W/B adjustment, gradation 3G adjustment value W/B adjustment, gradation 3B adjustment value EEP writing of adjustment values W/B adjustment, gradation 4R adjustment value W/B adjustment, gradation 4G adjustment value
	7 8 1 2 3 4 5 6 7 8 9 10	MGAMMA WRITE MGAMMA RESET [M GAMMA 1-3] MGAMMA R 1 MGAMMA G 1 MGAMMA B 1 MGAMMA G 2 MGAMMA G 2 MGAMMA B 2 MGAMMA B 3 MGAMMA WRITE [M GAMMA R 4 MGAMMA B 4 MGAMMA B 4	OFF/ON OFF/ON 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	EEP writing of adjustment values Initialization of adjustment values W/B adjustment, gradation 1R adjustment value W/B adjustment, gradation 1B adjustment value W/B adjustment, gradation 1B adjustment value W/B adjustment, gradation 2R adjustment value W/B adjustment, gradation 2G adjustment value W/B adjustment, gradation 2B adjustment value W/B adjustment, gradation 3R adjustment value W/B adjustment, gradation 3G adjustment value W/B adjustment, gradation 3B adjustment value EEP writing of adjustment values W/B adjustment, gradation 4R adjustment value W/B adjustment, gradation 4G adjustment value W/B adjustment, gradation 4B adjustment value W/B adjustment, gradation 4B adjustment value
	7 8 1 2 3 4 5 6 7 8 9 10	MGAMMA WRITE MGAMMA RESET [M GAMMA 1-3] MGAMMA R 1 MGAMMA B 1 MGAMMA B 2 MGAMMA G 2 MGAMMA B 2 MGAMMA B 2 MGAMMA B 3 MGAMMA WRITE [M GAMMA 4-6] MGAMMA G 4	OFF/ON OFF/ON 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	EEP writing of adjustment values Initialization of adjustment values W/B adjustment, gradation 1G adjustment value W/B adjustment, gradation 1B adjustment value W/B adjustment, gradation 1B adjustment value W/B adjustment, gradation 2R adjustment value W/B adjustment, gradation 2G adjustment value W/B adjustment, gradation 2B adjustment value W/B adjustment, gradation 3R adjustment value W/B adjustment, gradation 3G adjustment value W/B adjustment, gradation 3B adjustment value EEP writing of adjustment values W/B adjustment, gradation 4R adjustment value W/B adjustment, gradation 4G adjustment value

Page	Line	Item	Description	Remarks (Adjustment detail, etc.)
9/11		[M GAMMA 4-6]		
(Continued)	6	MGAMMA B 5	0	W/B adjustment, gradation 5B adjustment value
	7	MGAMMA R 6	0	W/B adjustment, gradation 6R adjustment value
	8	MGAMMA G 6	0	W/B adjustment, gradation 6G adjustment value
	9	MGAMMA B 6	0	W/B adjustment, gradation 6B adjustment value
	10	MGAMMA WRITE	OFF/ON	EEP writing of adjustment values
10/11		[ETC]		
	1	EEP CLEAR	OFF/ON	Restore NVM data to default values
	2	EEP CLEAR B	OFF/ON	Restore NVM data to default values except
				adjustment data
	3	STAND BY CAUSE RESET	OFF/ON	Clearing of standby cause error list
	4	AUTO INSTALLATION SW	0/1	0: unfinished 1:finish (The setting takes effect
				the next time the power is turned on.)
	5	OPTION	0	
	6	COUNTRY	(/EURO/UK/ITALY/FRANCE/RUSSIA)	Selected country
	7	L ERR RESET	0	Lamp error counter
	8	L ERR STOP	0/1	Stops Lamp Error feature
	9	DTV CLR	0/1	Restore Digital Module NVM to default values
	10	I2C-OFF	ENTER	BUS STOP
11/11		LCD		
	1	OSC FREQ 50	144	
	2	OSC FREQ 60	144	
	3	PWM FREQ 50	1	
	4	PWM FREQ 60	1	
	5	PWM FREQ	424	
	6	PWM DUTY	227	
	7	PWM CTRL	0	

4. Special Features

- ERROR STAND-BY CAUSE (Page 1/11)

When the unit enters standby due to operational error, total time before the error and the cause of error is recorded on EEPROM, if possible. The values can be used to locate the fault for repair.

- EEP CLEAR (Page 10/11)

Restore NVM data to default values.

- EEP CLEAR B (Page 10/11)

Restore NVM data to default values except adjustment data.

5. Video Signal Adjustment Procedure

The adjustment process mode menu is listed in Section 3.

5.1. Signal check

Signal generator level adjustment check (Adjustment to the specified level).

- Composite signal PAL : 0.7Vp-p ± 0.02Vp-p (Pedestal to white level)

- 15K Component signal : Y level 0.7Vp-p \pm 0.02Vp-p (Pedestal to white level)

(50Hz) (576i/50Hz) PB, PR level $0.7Vp-p \pm 0.02Vp-p$

5.2. Entering the adjustment process mode

Enter the adjustment process mode according to Section 1.

5.3. RF AGC Adjustment

	Adjustment Point	Adjustment conditions	Adjustment procedure	
1	Setting	[Signal] PAL Field Color Bar RF signal [Terminal] TUNER	• Feed the PAL color bar signal (E-12ch) to TUNER. Signal level: 50 ±1dB μV (75Ω LOAD) [TUNER] ↑ 100% white	
2	Auto adjustment performance	Adjustment process page 3.	Bring the cursor on [•RF AGC ADJ] and press [OK]. [•RF AGC ADJ OK] appears when finished.	

5.4. RF AGC Adjustment (SMPTE RF SIGNAL- Alternative Method)

	Adjustment Point	Adjustment conditions	Adjustment procedure
1	Setting	[Signal] PAL SMPTE Field Color Bar RF signal [Terminal] TUNER	• Feed the PAL SMPTE color bar signal (E-12ch) to TUNER. Signal level: 50 ±1dB μV (75Ω LOAD) [TUNER] ↑ 100% white
2	Auto adjustment performance	Adjustment process page 6.	Bring the cursor on [•RF AGC ADJ] and press [OK]. [•RF AGC ADJ OK] appears when finished.

5.5. PAL Signal & Tuner Adjustment

	Adjustment Point	Adjustment conditions	Adjustment	procedure
1	Setting	[Signal] PAL FULL Field Color Bar Composite or RF signal [Terminal] EXT3 VIDEO IN TUNER	Feed the PAL full field color bar sign EXT3 VIDEO IN. Feed the RF signal PAL color bar (Make sure the PAL color bar patter with the picture level. [EXT 3] 100% white	E-12) to TUNER.
2	Auto adjustment performance	Adjustment process page 3.	Bring the cursor on [•PAL +TUNER [•PAL+ TUNER ADJ OK] appears w	

5.6. PAL Signal & Tuner Adjustment (SMPTE RF SIGNAL-Alternative Method)

	Adjustment Point	Adjustment conditions	Adjustment procedure
1	Setting	[Signal] PAL FULL Field Color Bar Composite or RF SMPTE signal [Terminal] EXT3 VIDEO IN TUNER	• Feed the PAL full field color bar signal (75% color saturation) to EXT3 VIDEO IN. • Feed the RF signal SMPTE color bar (E-12) to TUNER. • Make sure the SMPTE color bar pattern (E-12) has the sync level of 7:3 with the picture level. [EXT 3] [TUNER]
2	Auto adjustment performance	Adjustment process page 6.	Bring the cursor on [•PAL +TUNER ADJ] and press [OK]. [•PAL+ TUNER ADJ OK] appears when finished.

5.7. ADC Adjustment (Component 15K)

	Adjustment Point	Adjustment conditions	Adjustment procedure
1	Setting	[Signal] (576i/50) COMP 15K, 50Hz 100% Full Field Color Bar [Terminal] EXT4 [COMPONENT]	• Feed the COMPONENT 15K 100% full field color bar signal (100% color saturation) to EXT4 COMPONENT IN. [EXT 4] ↑ 100% white
2	Auto adjustment performance	Adjustment process page 4.	Bring the cursor on [•COMP15K ADJ] and press [OK]. [•COMP15 ADJ OK] appears when finished.

6. White Balance Adjustment

Adjustment procedure Page 7/11 shows the value of adjustment gradation (IN value) and Adjustment procedure Page 8/11 & 9/11 show adj. offset value (initial value : 0). White balance adjustment is executed adjusting the adj. offset value, indicated on Page 8/11 & 9/11.

Condition of the inspection: • Backlight: MAX (+8) [DYNAMIC]

· Colorimeter at screen centre

Adjustment reference device: Minolta CA-210

Tolerance adjustment spec. ±0.004, Inspection spec. : ±0.006 (GAMMA 1) Tolerance adjustment spec. ±0.002, Inspection spec. : ±0.004 (GAMMA 2...6)

Adjustment: Check that the values on page 7/11 of process adjustment are set as below. If not, change them accordingly.

M GAMMA IN 1	160	M GAMMA IN 2	320
M GAMMA IN 3	480	M GAMMA IN 4	640
M GAMMA IN 5	800	M GAMMA IN 6	960

1- Display the current adjustment status at point 6. (Page 9/11 of process adjustment)
The pattern for checking the adjustment status is toggled by pressing the "6" button on the remote control. (Normal OSD display -> "6" -> pattern for check (OSD disappears) -> "6" -> normal OSD display -> ...)

- 2- Read the value of the luminance meter.
- 3- Change M GAMMA R6/M GAMMA B6 (adjustment offset value) on page 9/11 of process adjustment so that the values of the luminance meter approach $\mathbf{x} = \mathbf{0.272}$ and $\mathbf{y} = \mathbf{0.277}$. (Basically, G is not changed. If adjustment fails only with R and B, then G should be reduced. In this case, the weaker of R and B must be fixed.)
- 4- If G is changed in step "3", change the values of M GAMMA G1 M GAMMA G5 on pages 8/11 and 9/11 of process adjustment as follows. When not changed, go to step "5".

Offset value of M GAMMA G1 = (Offset value of M GAMMA G6)*(160/960) Offset value of M GAMMA G2 = (Offset value of M GAMMA G6)*(320/960) Offset value of M GAMMA G3 = (Offset value of M GAMMA G6)*(480/960) Offset value of M GAMMA G4 = (Offset value of M GAMMA G6)*(640/960) Offset value of M GAMMA G5 = (Offset value of M GAMMA G6)*(800/960) 5- Display the adjustment status of the current point 5. (Each time the "5" button on the remote control is pressed, the adjustment status check pattern is toggled.)


(Normal OSD display -> "5" -> Pattern display (OSD disappears) -> "5" -> Normal OSD display ->...)


Change M GAMMA R5/M GAMMA B5 (adjustment offset value) on page 9/11 of process adjustment so that the values of the luminance meter approach x = 0.272 and y = 0.277.

6- Repeat step "5" for GAMMA points 4, 3, 2, and 1.

7. QS Temperature NVM Data Confirmation

During servicing of the LCD TV set, by software upgrading or by any cleaning NVM, it's mandatory select the "Inch Setting" in Service Mode, Page 2, according to the size of the TV set.





Default picture after cleaning NVM.

Picture with [Inch Setting] to 32.

8. Initialization to factory settings

Caution: When the factory settings have been made, all user setting data, including the channel settings, are initialized. (The adjustments done in the adjustment process mode are not initialized.) Keep this in mind when initializing these settings.

	Adjustment item	Adjustment conditions	Adjustment procedure
1	Factory settings	See to below caution	 Enter the adjustment process mode. Bring the cursor on to [FACTORY INIT] on page 2/11. Use the [Volume +-] key to select a region from [EURO/UK/ITALY/FRANCE/RUSSIA] and press [ENTER]. "EXECUTING" appears and initialization starts. After a while, "***OK****" appears and the setting is complete. Note: Never turn the power off during initialization.
			The following settings will be back to their factory ones. 1. User settings 2. Channel data (e.g. broadcast frequencies) 3. Password data

After adjustments, exit the adjustment process mode.

To exit the adjustment process mode, unplug the AC power cord from the outlet to forcibly turn off the power. When the power is turned off with the remote control, unplug the AC power cord and plug it back in (wait approximately 10 seconds before plugging in the AC power cord).

9. Lamp error detection

9.1. Functional description

This LCD colour television has a function (lamp error detection) to be turned OFF automatically for safety when the lamp or lamp circuit is abnormal.

If the lamp or lamp circuit is abnormal, or some other errors happen, and the lamp error detection is executed, the following occur.

- 1- The main unit of television is turned OFF 5 seconds after it is turned ON. (The power LED on the front side of TV turns from green to red.)
- 2 If the situation "1" happens 5 times sequentially, television can not be turned ON. (The power LED remains red.)

9.2. Countermeasures

When television is turned OFF by the lamp error detection mentioned above, it enters the adjustment process with the power LED red. Entering the adjustment process turns OFF the error detection and turns ON TV. This enables the operation check to detect errors in the lamp or lamp circuit.

Check whether "L ERROR RESET" on point 7, page 10/11 of the adjustment process is 1 or more. If it is 1 or more, it indicates the lamp error detection was executed. After confirming that the lamp or lamp circuit is normal, reset the lamp error counter pushing "OK" in the R/C. After resetting counter the label "***OK***" appears on Screen.

9.3. Reset standby cause error list

After confirming that the lamp error counter has been erased, select "STAND BY CAUSE RESET" on point 3, page 10/11 of the adjustment process and select ON using the right cursor. For execute press "OK" in the R/C and the label "***OK***" appears on Screen.

10. Public Mode (Hotel Mode)

10.1 How to Enter in the Public Mode (Hotel Mode).


Turn on the power and enter in the Adjustment Process mode (ADJ1 or Service Mode) as usual.

In the [INIT], Page 2/11 of Service, turns ON the Public Mode option.

Turn off TV by pressing Main Power switch.

While pressing "VOL+" and "P^" keys at the same time, press Main Power switch for more than 2 seconds.

After this sequence the TV will turn on showing the Public Mode setting screen as follows:



Is possible to select each item of function by pressing cursor UP/DOWN keys on the remote control or $CH(\land)(\lor)$ keys on the LCD TV.

The setting position of each item of functions is made by pressing cursor RIGHT/LEFT keys on the remote control or VOL(+)(-) keys on the LCD TV.

Select ENTER position after you set all function, and press cursor RIGHT/LEFT keys on the remote control or VOL(+)/(-) keys on the LCD TC for confirmation.

10.2. Public Mode Settings.

1. POWER ON FIXED [VARIABLE ⇔FIXED]

When it is set to "FIXED" the TV is impossible to be switch off by Main Switch or Remote Control.

2. MAXIMUM VOLUME [0 ⇔ 60]

Is possible to set the maximum volume at limited level.

3. VOLUME FIXED [VARIABLE ⇔ FIXED]

Is possible to fix the sound volume at limited level.

When "FIXED" is selected the sound volume before limited is fixed.

4.VOLUME FIXED LEVEL [0 ⇔ 60]

If "FIXED" has been selected, is possible to set a fixed volume at the level that is choosen.

5. RC BUTTON [RESPOND ⇔ NO RESPOND]

If "NO RESPOND" is selected, the remote control keys are inoperative.

6. PANEL BUTTON [RESPOND ⇔ NO RESPOND]

If "NO RESPOND" has been selected, the set's keys remain deactivated (Except POWER key).

7. MENU BUTTON [RESPOND ⇔ NO RESPOND]

If "NO RESPOND" has been selected, "MENU" keys on the remote control, is inoperative.

8. ON SCREEN DISPLAY [YES ⇔ NO]

If "NO" has been selected, the On Screen Display does not appear.

9. INPUT MODE START [NORMAL⇒TV (X)⇒DTV⇒INPUT1⇒INPUT2⇒INPUT3⇒INPUT4 ⇒INPUT5⇒INPUT6⊅] When any other item than "NORMAL" has been selected, the sets will start in a selected input mode at the next power-on.

10. INPUT MODE FIXED [VARIABLE ⇔FIXED]

If "FIXED" has been selected, any channels and input modes other than those selected at the start mode cannot be picked up.

11. RESET

Cancel all Public Mode settings. (It returns to the factory settings)

12. EXECUTE

After select this item, all positions that has been selected will be set.

SOFTWARE UPDATING


There are 3 methods to update software in the VCTp: I2C method, RS-232C HyperTerminal and RS-232C Tera Term method.

- RS-232C method is allowed when the TV is working properly and the action should be only software upgrade.
- · I2C method is required when the VCTp flash is empty or corrupted (it means, any software inside IC running).

1. RS-232C Method Description (HyperTerminal).


The hardware tools requirement are:

- 1. A Modem-null (Cross type) DB9 female to DB9 female cable.
- 2. An adaptor DB9 male to mini-Din 9 pin male cable (Sharp Code: QCNWGA015WJPZ)
- 3. Make the connections as indicated in the figure:




Before using RS-232C updating method is necessary to configure a Terminal PC software. HyperTerminal has been selected as a Terminal software because it's include in all Windows versions as an accessory, and you can find it inside "Accessories\Communications" folder. For this reason, please follow carefully the next steps:

- 1. First time HyperTerminal is used, it's necessary to configure some settings. Follows next action to configure two connection: low speed (9600bps) and high speed (115200bps).
- 2. Create a New Connection file with name "P55_9600bps".
- 3. Select a free COM port and select the Port Settings properties as follows:



(*) If it has been created this file for P55E Series, it may be used for GD9E. If not it may be created a "GD9E_9600bps."

VCTp Software Updating, Tera Term (continued)



5. Select follows settings:

Serial port to use: COM x
Baud rate: 9600
Data: 8 bits
Parity: none
Stop: 1 bit
Flow control: none

Enter O.K.




6. Check the connection between TV set and PC, sending a wrong command, as for example: "aaa". TV set returns an "err" label as an syntaxes ERROR (Not correct order or sequence).


Send a "DWMD" (capital letters) command to enter TV set in Download Mode.

Change a baud rate to 115200.

Select: Setup \Rightarrow Baud rate \Rightarrow 115200 \Rightarrow O.K.




7. Select: File \Rightarrow Transfer \Rightarrow XMODEM \Rightarrow Sent





VCTp Software Updating, Tera Term (continued)

8. Choose the file for upgrade and click "Open".



9. After select "Open" the upgrade process starts as follows:






VERY IMPORTANT NOTE:

During the updating time, please <u>don't use</u> the PC for other purposes, in order to abolish communication problems between TV set and PC. If TV set was not updated properly, the TV won't have the software to startup again, and you must follow the <u>"I2C method"</u> to update another time the TV set.

1.3. I2C Method Description

The hardware tools requirement are:


- 1. A Parallel port I2C interface with 20 pin to 3 pin cable (Sharp Code: CKIT-0004WJV0).
- 2. Make the connections as indicated below:
 - a. Connect Parallel port I2C interface to LPT port of the computer.
 - b. Connect the 20 to 3 pin cable from the I2C interface to the P2306 socket in the main board (XD603).



Before using I2C method is necessary to install Visual I2C software following next procedure.

- 1. Install Visual I2C release V3.2.3b from file ("Setup Visual I2C v3-2-3b8h.exe").
- •It's strongly recommended to accept the suggested default folder ("C:\Program Files\Micronas\Visual I2C").
- 2. Install Visual I2C VCTp extension from file ("Setup_VI2C_for_VCT6wxyP_v0111.exe").
- •It's interesting to change default folder to same as Visual I2C ("C:\Program Files\Micronas\Visual I2C").
- During this installation process is possible to install also a complementary software to manage NVM memories. This installation is not needed, for this reason uncheck the option when the setup program ask to you. In case of installation it's interesting to change default folder to same as Visual I2C ("C:\Program Files\Micronas\Visual I2C"). 3. Install Parallel driver depending of your Windows version from existing files inside the Visual I2C installation
- folder "C:\Program Files\Micronas\Visual I2C\Port Driver", following next criteria:.
 - a. Windows 98/Me ("Setup LptDrv v0104 9x.exe").
 - b. Windows NT ("Setup_LptDrv_v0104 NT 2000.exe").
 - c. Windows Xp/2000 ("Setup_LptDrv_v020201_XP_2000.exe").

After installing Visual I2C, the new generated file structure should look like this:



VCTp Software Updating, I2C (continued)

4. Check installation LPT driver using "C:\Program Files\Micronas\LptDrv\LptDrvTest.exe". After run this software, if LPT driver is installed properly must appear this screen:

```
MICRONAS LPTDRU Test (Syntax: LptDrvTest [-pn] (n=port num. to test)

This test will check LPT number : 1
Number of LPT Ports found : 1


Driver ID : 2
LPTDRU version (LptDrvTest) : 2.2.0
LPTDRU version running (sys/vxd) : 2.2.1
LPTDRU version running (dll) : 2.2.1
LptDrv checks access to Port... : OK!
LptDrv reads status port lines... : 0x01h


=> LPT Driver Test OK!

Programm End
--- Wait for keystroke ---
```

•If the result is not OK, check inside PC bios: Parallel Port Mode=EPP

To run VCTp software update program, please click over "VCTP" icon from "START\All programs\Micronas\Visual I2C\IC\VCTP" and after Visual I2C finish their starting process click on "TVT" module. As additional method, it's possible to create a direct access to "C:\Program Files\Micronas\Visual I2C\ic\vct6wxyP\vctq_tvt.vi2c" and launch it from Windows Desktop.







To start updating process follow next instructions:

- 1. Set Autoread in ON option.
- 2. Click on "GO" button.
- 3. Wait until "40" appears in Bootloader Version field.
- 4. Close DOS pop up windows pressing any key ("Press any key to continue...".).
- 5. Click on the "Erase flash" button and wait for a seconds and set the AutoRead to OFF.
- 6. Check in the desired software version is selected in the "Load BinàFlash" option. If it's not the correct one, please double click on the file name and select it. The first time this software is use it's necessary to confirm write Addressing margin as from 0x0 to 0x7ffff.

VCTp Software Updating, I2C (continued)



7. Click on the "Load Bin → Flash" to start updating process.




8. When the updating process finishes, the "Progress" pop up window automatically closes. If appears some problem during the updating process a error label appears in the filename information line.

If the TV has problem to enters in the "Bootloader mode", it's possible to force it by hardware method. This alternative method is described below:

- 1.Switch off TV set or hold VCTp RESET line to GND.
- 2.Pull down SCL line (pin 1) to GND (pin 3) in P2306 connector.
- 3.Switch on TV set or release VCTp RESET line.
- 4. Release SCL pull down after minimum of 2 seconds.
- 5. Check if VCTp is in bootloader mode with Autoread setting in ON.
- 6. Wait until "40" appears in Bootloader Version field.
- 7. Follow instruction from item 5 on software method.

Sometimes, depending on the PC hardware, the progress bar runs very fast (Normal time: 1 minute) or some error message appears in the filename information line. This means it's necessary to modify some parameter of LPT port, for this reason select "LPT Preferences" on the "File\Preferences..." menu and increase Delay from "0" to "1" or "2" (normally, these values are the best choice).





2. How to update the Digital Board Software.

There are 2 methods to update the Digital Board Software on Flash Memory (IC4203) throught the Digital Processor (IC4001).


- Jig RS-232 Method (From PC trough RS-232C COM port).
- PCMCIA CARD (Compact Flash Memory) Method.

Note: The PCMCIA method is only compatible with those PCs running XP Windows Version.

2.1. Jig RS-232 Method Description

· Hardware requirements:

- 1. A modem null (Cross type) DB9 female to DB9 female cable.
- 2. The Jig Kit (Sharp Code: QCNWKA012WJZZ)
- 3. Make the connections as in the below figure.




Software requirements:

1. "Winupload" application software on PC.


• How to setup the "Winupload" software for the first time:

1. Start "Winupload". It will appear the following picture.



Digital Board Software Updating, Jig RS-232 (continued)

2. Select the most suitable RS232 Serial Port from "Port Setting" - "Process" Menu.




3. Select the following settings from "Port Settings" Menu.

Bits Per Second: 115200


Parity: None Data bits: 8 Stop bits: 1

Hardware Flow Control: OFF

- Procedure for updating the TV set.
- 1. Switch off the TV set to be updated, in DTV mode.
- 2. Start "Winupload". It will appear the following picture on PC.




3. Establish connection on Winupload Software.




Digital Board Software Updating, Jig RS-232 (continued)

4. Select "Upload URT file"



5. Select and open the ".urt" data file from data directory


Note: Consider the version shown below just an example, may be is not the latest one, and could be different depending on the TV set destination (market/Country) or model.



6. Switch On the TV Set (previously in DTV Mode). The Uploading Process starts automatically.



While the TV set is uploading the software, the following information is shown on the TV set screen.



Winupload 4.4.3

@E7.0 #1.0 \$1.0

Invoke mode 2 Download from UART

Verifying CRC.

Flash Erasing.. Programming Image..

Flash Erasing..

Programming Image... Flash Verification

Jumping to Application

Preparing to start application.....b□ù

File Process Window Help

LDR 13:58:23 Nov 05 2005

🥵 📙 風 🖳 🔗 🛮

Upload process completed.

TV INDICATION

1

Digital Board Software Updating, Jig RS-232 (continued)

Then, data transfer from PC to TV set finishes when the "Upload progress completed" label appears in the "Winupload" screen. Now, the TV set made some additional verification (Items #2 to #7). When the full uploading process is finished, in the "Winupload" window appears the label "Preparing to start application" for a new TV Set, and just now, in the TV screen of the updated set, appears a congratulations label (Item #8).

PC SCREEN PROGRESS



Note: Do not turn off the TV set while the software updating was in progress.

Total Size

- 7. Unplug the AC cord.
- 8. Disconnect the Jig from TV Set.
- Software Version verification procedure.
 - 1. Connect the AC cord and Switch On the TV Set.
 - 2. Select DTV Menu on TV Set. The following On Screen Display will appear.



3. Select "Version". The updated version can be verified.



Note: Consider the version shown above just as example, may be is not the latest one, and could be different depending on the TV set destination (market/Country) or model.

2.2. PCMCIA Card (Compact Flash) Method.

- Hardware requirements:
 - 1. Compact Flash Memory Card.
 - 2. PCMCIA Compact Flash Adapter or USB Multi Card Reader.
- Software requirements:
 - 1. "StorageMediaManager1.0.1" application software, installed on PC.
 - 2. "Loader 2.2" or higher application software, installed on DTV Set.

Note: Storage Media Manager only for Windows XP.


- How to prepare the CF Card using the "Storage Media Manager 1.0.1" (SMM):
 - 1. Insert PCMCIA (Compact Flash(CF) + CF-Adapter)



2. Execute SMM. If SMM does not appear or a Windows Error Box appears, please verify there are no USB media drives connected to the PC.

Note: Consider that it's recommended remove unnecessary media during SMM execution. Probably, If you try to use an USB Multi Card Reader with SMM doesn't work fine.


3. If the CF card has never been formatted for the SMM (is not same format type used in Windows), the SMM will show you the PCMCIA-CF drive as a Windows Media Drives, hanged of the "My Computer" tree ("J" Drive in the picture showed below).



But, if the PCMCIA-CF card had been formatted previously by SMM, directly the PCMCIA-CF drive will appear in the SMM formatted Drives box (**Sharp Drives**). Please go to Item #6.


Digital Board Software Updating, PCMCIA (continued)

4. In case of not SMM formatted card, select PCMCIA-CD Drive and using the Right-Click Pop up Menu please format the Drive.




5. Formatting the CF card. Select "Yes" to confirm the action.

NOTICE: All FC's data of the inside are erased.




6. If SMM formatted card already appears under SHARP DRIVES box please continue, if not try to repeat from item #1. Select origin folder and ".img" data file to be written in the CF card.




Digital Board Software Updating, PCMCIA (continued)


7. First of all, select copy target drive and then use Drag & drop for the ".img" file.



8. Wait, copy is in process.



9. Copy is finished, when the Copying progress bar disappears and the name of data file appears in the File Box.




Digital Board Software Updating, PCMCIA (continued)

- 10. Close SMM application.
- 11. Remove PCMCIA safely using the Windows Task bar pop up menu (Right-click over the Tray Icon).



- 12. Now, the PCMCIA-CF card is prepared to update the TV set.
- Procedure to update the TV Set using PCMCIA-CF Card:
 - 1. Switch Off the LCD TV Set.
 - 2. Insert PCMCIA Card (already prepared according the details before given at "How to prepare the CF Card using the "Storage Media Manager 1.0.1" (SMM))".
 - 3. Switch On the LCD TV Set (it starts automatically the updating, Items #1 to #4).



4. Wait till the finishing indication is shown.




5. For checking the correct update, please Select DTV Menu on TV Set. The following On Screen Display will appear.





6. Select "Version". The updated version can be verified.





TROUBLESHOOTING TABLE





















































MAJOR ICS INFORMATION

1. General ICs Information

XD890WJ (MAIN UNIT):

• IC1905 : HDMI RECEIVER Part number: Sii9021

Sharp code: VHISII9021+-1Q

The Sii9021 is a second generation panel link cinema receiver that is compatible with the HDMI 1.1 (High Definition Multimedia Interface) specification. The Sii9021 is capable of receiving and outputting two channel digital audio signals at up to 192 kHz— an excellent solution for digital TVs.

This IC features the following.

- 1) Digital video interface supports video processors.
- 2) Analog RGB and YPbPr output: 10-bit DAC.
- 3) Digital audio interface supports high-end audio systems.

· IC1901 & IC1902: NVM OF HDMI (E-EDID)

Part number: 24LC2BIN Sharp code: VHI24LC2BIN-1Y

This IC is a 2-wire (I2C bus type) serial EEPROM this is electrically programmable. This EEPROM chip stores the data structure used to carry configuration information for optimal use of a display (EDID data).

· IC2701 : SYNC SELECT Part number: TVHC153T

Sharp code: VHITVHC153T-1Y

This VHC153 is a high-speed Dual 4-input multiplexer with common select inputs and individual enable inputs for each section.

· IC2704: HDMI & RGB SOUND MULTIPLEXER

Part number: CD4052BP Sharp code: VHICD4052BP-1Y

The TC74HC4052A is a high-speed CMOS analog multiplexer/demultiplexer backed by silicon gate CMOS technology. The multiplexer function includes the selection and mixing of analog and digital signals. The chip consists of 4 channels (x 2). A digital signal through the control terminal turns on the switch of a corresponding channel.

· IC3002: VIDEO PROCESSOR

Part number: VCTP

Sharp code: RH-IXB698WJZZQ

The VCT 6wxyP family is dedicated to high-quality FPD and double-scan TV sets. The memory and program ROM are integrated in the IC. Modular design and deep submicron technology allow the integration of audio, video, teletext, OSD, and controller-related functionalities. They cover the whole range of flat-panel display TVs. The IC is based on proven functional blocks of existing products like VCT 49xxI, VSP 94x5B, and DPS 94xxB.

Each member of the IC family contains the entire audio, video, upconversion processing for 4:3 and 16:9 50/60 Hz progressive or 100/120 Hz interlaced stereo TV sets plus the control/data interface for flat-panel displays. The integrated microcontroller is supported by a powerful OSD and graphics generator with integrated teletext acquisition.

The VCT 6wxyP family provides a front-end video processing unit with 4 CVBS-Y/C or component inputs for HDTV, EDTV, and SDTV. A VBI slicer, support of 1000 pages of teletext, and a 3-D comb filter for PAL and NTSC (in certain versions) are also available. The front-end unit further allows to process an SD and an HD source in parallel, thus enabling PiP and PaP functionality. Motion-adaptive de-interlacing, temporal noise reduction, and film mode detection are based on a unified memory technology.

Post-scaling in the display processing block ensures the desired output format. Display processing is supported by an 8-bit 8051-compatible controller. By means of powerful alpha-blending, the graphics mixer composes the output image from following image layers: the video layer, the OSD layer and the pixel graphics layer.

The audio part consists of a multistandard sound IF demodulator and a baseband processor supporting all desired sound features in this range.

A connection for additional features, such as advanced motion compensation via -Micronas' FRC 94xyA, is also provided.

· IC2702 & IC2705: VIDEO INPUT SELECTOR.

Part number: MM1507XN Sharp code: VHIMM1507XN-1Y

This IC extends the series of ICs for video/audio signal switching, with a 2-input 1-output single video switch with 75Ω driver and input clamp.

• IC3001: NVM 64Kb-E2PROM Part number: BR24L64F

Sharp code: VHIBR24L64F-1Y

The BR24L64F is a 2-wire (I2C bus type) serial EEPROM that is electrically programmable. This IC stores the control data of system contents (last memory, for example) for the main microprocessor's AV PWB and main PWB. The data is given out by commands from the main microprocessor.

· IC3003: PIC MICROCONTROLLER

Part number: PIC16F913 Sharp code: RH-IXB664WJZZY

28 Pin Flash-Based, 8 bit CMOS Microcontrollers with LCD Driver and nanoWatt Technology.

This IC is controlled via I2C and works how expander of ports. This IC has led control and include A/D converter.

· IC3005: RESET IC FOR VCTP (IC3002)

Part number: BU4215G Sharp code: VHIBU4215G+-1Y

Low voltage detector IC with adjustable output delay. Standard detection voltage = 1.5V

· IC3301: HIGH-END FRAME-RATE CONVERTER

Part number: FRC 942xA Sharp code: RH-IXB064WJN1Q

The FRC 942xA is a single-chip frame rate converter with vector-based motion compensation, video scaling, and high-performance picture improvement features. It integrates all functions – including all video frame buffers – in one monolithic IC.

· IC3302: RESET IC FOR FRC (IC3301).

Part number: BU4215G Sharp code: VHIBU4215G+-1Y

Low voltage detector IC with adjustable output delay. Standard detection voltage = 1.5V

· IC2301: RS-232 TRANSMITTERS/RECEIVERS

Part number: ISL83220 Sharp code: VHIISL83220-1Y

The ISL83220E is a 3.0V to 5.5V powered RS-232 transmitter/receiver,+/-15kV ESD protected, minimum data rate 250 kpbs.

· IC2303: NVM OF PC MODE (EDID)

Part number: BR24C21F

Sharp code: VHIBR24C21F-1Y

This IC is a 2-wire (I2C bus type) serial EEPROM this is electrically programmable. This EEPROM chip stores the data structure used to carry configuration information for optimal use of a display (EDID data).

· IC1701: POWER RESET OF +BU1.8V

Part number: BU4239G

Sharp code: VHIBU4239G+-1Y

Low voltage detector IC with adjustable output delay. Standard Detection Voltage = 3.9V

· IC1702: BU+3.3V (VOLTAGE INPUT: BU+5V)

Part number: PQ20WZ11

Sharp code: VHIPQ20WZ11-1Y

Low power-loss voltage regulators. Variable Output. Output current 1A. Built-in overcurrent, overheat protection functions, ASO protection circuit.

· IC1703: S+8V (VOLTAGE INPUT: POW+12V)

Part number: PQ20WZ11 VHIPQ20WZ11-1Y Sharp code:

Low power-loss voltage regulators. Variable Output. Output current 1A. Built-in overcurrent, overheat protection functions, ASO protection circuit.

• **IC1707:** +3.3V (VOLTAGE INPUT: POW+5V)

Part number: PQ20WZ11 Sharp code: VHIPQ20WZ11-1Y

Low power-loss voltage regulators. Variable Output. Output current 1A. Built-in overcurrent, overheat protection functions, ASO protection circuit.

• **IC1708:** +1.8V (VOLTAGE INPUT: POW+5V)

Part number: MP1410

Sharp code: VHIMP1410ES-1Y

DC to DC Converter. 2A Step down switch mode regulator with a built in internal Power Mosfet. Fault condition protection includes cycle-by-cycle current limiting and thermal shutdown.

· IC1706: BU+1.8V (VOLTAGE INPUT: BU+5V)

Part number: MP1410

Sharp code: VHIMP1410ES-1Y

DC to DC Converter. 2A Step down switch mode regulator with a built in internal Power Mosfet. Fault condition protection includes cycle-by-cycle current limiting and thermal shutdown.

· IC1710: CPLD

Part number: EPM240T

Sharp code: RH-IXB823WJZZQ

This IC is a CPLD of Altera MAXII family and use 240 logic elements (LEs) (192 equivalent macrocells)

MAX II devices offer high I/O counts, fast performance. MAX II devices are designed to reduce cost and power while providing programmable solutions for applications such as bus bridging, I/O expansion, power-on reset (POR) and sequencing control, and device configuration control.

This device controls ON/OFF power supply, signals for inverter unit and etc.

FD604WJ (AV UNIT):

· IC301 & IC302 : AUDIO AMPLIFIER TDA8931T Part number:

VHITDA893T-1Y Sharp code:

The TDA8931 is a switching power stage for high efficiency class-D audio power amplifier systems. The IC has a high efficiency so that a heat sink is not required up to 20W (RMS).

· IC303: HEADPHONE AMPLIFIER Part number: NJM4558M

VHINJM4558M-1Y Sharp code:

The NJM4558 is a dual high-gain operational amplifier internally compensated and constructed on a single silicon chip using an advanced epitaxial process.

IC1101 & IC1102: SCART VIDEO OUTPUT DRIVER.

Part number: MM1506XN Sharp code: VHIMM1506XN-1Y

This IC extends the series of ICs for video/audio signal switching, with a 2-input 1-output single video switch with 75Ω driver and input bias (6dB gain).

IC1201: VIDEO INPUT SELECTOR.

Part number: MM1507XN

Sharp code: VHIMM1507XN-1Y

This IC extends the series of ICs for video/audio signal switching, with a 2-input 1-output single video switch with 75Ω driver and input clamp.

FD605WJ (POWER SUPPLY UNIT):

· IC704: POWER SUPPLY CONTROLLER FOR SIGNAL BOARD

Part number: MR4030

Sharp code: VHIMR4030++-1

A high speed 900V IGBT makes ideal partial resonance operation which ensures high efficiency and low noise.

Very low power consumption at micro-loads (burst mode).

Start-up circuit eliminates the need for start-up resistor.

Excess current protection (ON period limitation, primary current limitation), excess voltage protection, and thermal shut-down function are incorporated.

· IC705: POWER SUPPLY CONTROLLER FOR INVERTER

Part number: MR4020

Sharp code: VHIMR4020++-1

A high speed 900V IGBT makes ideal partial resonance operation which ensures high efficiency and low noise.

Very low power consumption at micro-loads (burst mode).

Start-up circuit eliminates the need for start-up resistor.

Excess current protection (ON period limitation, primary current limitation), excess voltage protection, and thermal shut-down function are incorporated.

· IC706 & IC707: FEEDBACK CONTROL

Part number: TA76431R

Sharp code: VHITA76431R-1Y

Adjustable precision shunt regulator for feedback control for driving an optocoupler in power supplies

IC708: LOW AC MAINS VOLTAGE DETECTOR.

Part number: NJM2904M

Sharp code: VHINJM2904M-1Y

The IC consists of two independent, high gain internally frequency compensated operation amplifiers which were designed specifically to operate from single power supply.

IC709: +24V/+5V VOLTAGE SUPERVISOR.

Part number: NJM2903M

Sharp code: VHINJM2903M-1Y

The IC consist of two independent precision voltage comparator, high gain internally frequency compensated operation amplifiers which were designed specifically to operate from single power supply.

FD607WJ (RC/LED UNIT):

· IC101: OPC

Part number: TPS850

Sharp code: VHITPS850++-1Y

The TPS850 is a linear-output photo-IC which incorporates a photodiode and current amp circuit in a single chip. This photo-IC is current output type, so can set up output voltage freely by arbitrary load resistance.

FD609WJ (TUNER UNIT):

 IC201: IF-Demodulator/PLL Part number: TDA9886

Sharp code: VHITDA9886+-1Y

The TDA9886 is an alignment-free multi-standard (PAL, SECAM and NTSC) vision and sound IF signal PLL demodulator for positive and negative modulation including sound AM and FM processing.

This IC features are the following.

- * Gain controlled wide-band vision intermediate frequency (VIF) amplifier (AC-coupled).
- * Multi-standard true synchronous demodulation with active carrier regeneration (very linear demodulation, good intermodulation figures reduced harmonics, excellent pulse response).
- * Gate phase detector for L/L accent standard.
- * Fully integrated VIF Voltage Controlled Oscillator (VCO), alignment-free; frequencies switchable for all negative modulated standards via I2C bus.

LC-32GD9E LC-37GD9E

- * 4MHz reference frequency input [signal from phase-locked loop (PLL) tuning system] or operating as crystal oscillator.
- * VIF Automatic Gain Control (AGC) detector for gain control operating as a peak sync detector for negative modulated signals and as a peak white detector for positive modulated signals.

IC 202: COFDM DECODER.

Part number: STV0360C

Sharp code: RH-IXB682WJZZQ

The STV0360C is a COFDM (codec orthogonal frequency division multiplex) demodulator that performs IF to MPEG-2 block processing of OFDM carriers. It is intended for digital terrestrial receivers for compressed video, sound and data services. It implements all the functions from the tuner IF output to the MPEG-2 transport stream input. The STV0360C integrates an A/D converter that delivers the required performance to handle up to 64 QAM carriers in a direct IF sampling architecture.

IC204: I2C BUS SELECTOR (TUNER CONTROLLED FROM VCTP OR COFDM DECODER).

Part number: SN74LV4053APWR Sharp code: VHILV4053AT-1Y

The SN74LV4053APWR is a high-speed CMOS analog multiplexer/demultiplexer backed by silicon gate CMOS technology. The multiplexer function includes the selection and mixing of analog and digital signals. The chip include two independent 3 channels selectors. A digital signal through the control terminal turns on the switch of a corresponding channel.

KD628WJ (DIGITAL UNIT):

IC4001: DIGITAL PROCESSOR MPEG 1/2 DECODER (Audio/Video).

Part number: STI5516AUCL Sharp code: RH-IXB680WJZZQ

The STi5516 is a device that integrates all of the back-end functions required for mainstream set-top boxes . These include:

- *An enhanced ST20 32-bit RISC CPU with a 166MHz clock, 8Kbytes of instruction cache, 8Kbytes of data cache and 8Kbytes of embedded SRAM.
- *A 16-bit, 133MHz Shared Memory Interface, with support for 64- and 128-bit configurations.
- *A programmable External Memory Interface supporting six separately configurable banks of SRAM, Flash and DRAM.
- *An MPEG-2 (MP@ML) decoder, including trick modes such as smooth fast-forward and rewind.
- *A Graphics/Display unit with five display panes, alpha blending, antialiasing and antiflutter filters, subpicture decoder, and display compositor with separate OSD (On-Screen Display) controls for TV and VCR outputs. PAL/NTSC/SECAM encoder.
- *Audio subsystem with embedded DSP for all popular audio formats.
- *A full range of on-chip peripherals, including five UARTs, six parallel I/O banks, two smart card interfaces, four PWM channels, teletext serializer, multi-channel IR transmitter/receiver, and a modem analog front-end interface.

IC 4203: 16 Mbit Flash Memory (Program Memory).

Part number: MBM29LV160BE70TN Sharp code: RH-IXA964WJN1

IC 4201 & IC 4202: 64Mbit SDRAM (Temporary Data).

Part number: KAS641632H-UC75 Sharp code: RH-IXB076WJZZQ

IC4204: NVM 64Kb-E2PROM FOR DIGITAL PROCESSOR (IC4001).

Part number: BR24L64F Sharp code: VHIBR24L64F-1Y

The BR24L64F is a 2-wire (I2C bus type) serial EEPROM that is electrically programmable. This IC stores all data related to the Digital Module (Channels, User settings, etc.).

IC4003: RESET ICs FOR DIGITAL PROCESSOR (IC4001).

Part number: BU4228G Sharp code: VHIBU4228G+-1Y

Low voltage detector IC with adjustable output delay. Standard detection voltage = 2.8V.

IC4402 & IC4405: OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS.

Part number: SN74LVC573APWR Sharp code: VHILVC573AP-1Y

These devices feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance

loads. They are particularly suitable for implementing buffer registers, input/output (I/O) ports,

bidirectional bus drivers, and working registers. In this design additionally are isolating digital processor (IC4001) from PCMCIA connector.

IC4401: LOW VOLTAGE OCTAL BUS TRANSCEIVER WITH 5V TOLERANT INPUTS AND OUTPUTS.

Part number: TC74LCX245FS Sharp code: VHICLCX245-2Y

The device is designed for working in 3.3V systems but could be used to interface to 5V supply environment for both inputs and outputs. The direction of the data transmission is controlled by the level of the DIR input. The OE input could be used to isolate the device of the busses (PCMCIA and Digital Processor).

IC4404: LOW VOLTAGE BUFFER / LINE DRIVER WITH 5V TOLERANT INPUTS AND OUTPUTS.


Part number: 74LCX244AE Sharp code: VHILCX244MT-1Y

The LCX244 contains eight non-inverting buffers with 3-STATE outputs. The device may be employed as a memory address driver, clock driver and bus-oriented transmitter/receiver. The LCX244 is designed for low voltage (2.5V or 3.3V) VCC applications with capability of interfacing to a 5V signal environment.


2. Detailed ICs Information

2.1. IC1905 (VHISII9021+-1Q)

2.1.1. Pinning



2.1.2. Block Diagram



The Sil 9021 supports two HDMI input ports. Only one port may be active at any time.

2.2. IC3002 (RH-IXB698WJZZQ)

2.2.1. Pin Connections and Short Description

NC = not connected LV = if not used, leave vacant OBL = obligatory; connect as described in circuit diagram IN = Input Pin ANA = Analog Pin OUT = Output Pin SUPPLY = Supply Pin

VCTP	Pin No.	Pin Name	Type Connection		Short Description
PLQFP 208-1				(If not used)	
1		656O6 P4_6 TDOFW	IN/OUT	LV	Digital 656 Bit 6 Output Port 4, Bit 6 Input/Output JTAG Interface Data Output (firmw. Controler)
2		656O5 P4_5 TDIFW	IN/OUT	LV	Digital 656 Bit 5 Output Port 4, Bit 5 Input/Output JTAG Interface Data Input (firmw. Controler)
3		656O4 P4_4 TMSFW	IN/OUT	LV	Digital 656 Bit 4 Output Port 4, Bit 4 Input/Output JTAG Interface Mode Select Input (fw. Contr.)
4		656O3 P4_3 TCLK	IN/OUT	LV	Digital 656 Bit 3 Output Port 4, Bit 3 Input/Output JTAG Interface Clock Input (TV Controler)
5		656O2 P4_2 TDO	IN/OUT	LV	Digital 656 Bit 2 Output Port 4, Bit 2 Input/Output JTAG Interface Data Output (TV Controler)
6		656O1 P4_1 TDI	IN/OUT	LV	Digital 656 Bit 1 Output Port 4, Bit 1 Input/Output JTAG Interface Data Input (TV Controler)
7		656O0 P4_0 TMS	IN/OUT	LV	Digital 656 Bit 0 Output (LSB) Port 4, Bit 0 Input/Output JTAG Interface Mode Select Input (TV Contr.)
8		RESETQ	IN/OUT	OBL	Reset Input/Output
9		AIN1R	IN	GND	Analog Audio 1 Input, Right
10		AIN1L	IN	GND	Analog Audio 1 Input, Left
11		AIN2R	IN	GND	Analog Audio 2 Input, Right
12		AIN2L	IN	GND	Analog Audio 2 Input, Left
13		AIN3R	IN	GND	Analog Audio 3 Input, Right
14		AIN3L	IN	GND	Analog Audio 3 Input, Left
15		AIN4R	IN	GND	Analog Audio 4 Input, Right
16		AIN4L	IN	GND	Analog Audio 4 Input, Left
17		VREFAU	ANA	OBL	Reference Voltage, Audio
18		VSUP8.0AU	SUPPLY	OBL	Supply Voltage Analog Audio, 8.0 V
19		GNDA	SUPPLY	OBL	Ground Analog Audio, Platform Ground
20		SGND	ANA	OBL	Analog Signal GND

VCTP	Pin No.	Pin Name	Туре	Connection	Short Description
PLQFP 208-1				(If not used)	
21		AOUT2R AIN5R	IN/OUT	LV	Analog Audio 2 Output, Right Analog Audio 5 Input, Right
22		AOUT2L AIN5L	IN/OUT	LV	Analog Audio 2 Output, Left Analog Audio 5 Input, Left
23		AOUT1R	OUT	LV	Analog Audio 1 Output, Right
24		AOUT1L	OUT	LV	Analog Audio 1 Output, Left
25		HEADPHONER	OUT	LV	Analog Headphone Output, Right
26		HEADPHONEL	OUT	LV	Analog Headphone Output, Left
27		SPEAKERR	OUT	LV	Analog Loudspeaker Output, Right
28		SPEAKERL	OUT	LV	Analog Loudspeaker Output, Left
29		SUBWOOFER TEST	IN/OUT	LV	Analog SUBWOOFER Output Test Input
30		VREFSIF	ANA	OBL	Reference Voltage, Audio SIF
31		SIFIN+	IN	VREF _{IF}	Differential IF Input
32		SIFIN-	IN	VREF _{IF}	Differential IF Input
33		VSUP5.0SIF	SUPPLY	OBL	Supply Voltage Analog SIF, 5.0 V
34		GNDA	SUPPLY	OBL	Ground Analog SIF, Platform Ground
35		GND3.3DIG	SUPPLY	OBL	Ground Digital Audio Core
36		VSUP3.3DIG	SUPPLY	OBL	Supply Voltage Digital Audio Core, 3.3 V
37		SPDIF_OUT	OUT	LV	SPDIF Output
38		I2S_DA_IN	IN	LV	Audio Bus Data Input
39		I2S_CL	IN	LV	Audio Bus Clock Input
40		I2S_WS	IN	LV	Audio Bus Word Strobe Input
41		I2S_DEL_OUT	OUT	LV	Audio Delay Line Bus Data Output
42		I2S_DEL_IN	IN	LV	Audio Delay Line Bus Data Input
43		I2S_DEL_CL	OUT	LV	Audio Delay Line Bus Clock Output
44		I2S_DEL_WS	OUT	LV	Audio Delay Line Bus Word Strobe Output
45		VSUP3.3RAM	SUPPLY	OBL	Supply Voltage Ram, 3.3 V
46		GND3.3RAM	SUPPLY	OBL	Ground Ram
47		DVS	IN	LV	Digital or Analog Video VSYNC HD Input
48		DEN	IN	LV	Digital Video Enable Input
49		DCLK	IN	LV	Digital Video Clock Input
50		DRI7	IN	LV	Digital Video Red 7 Input

VCTP	Pin No.	Pin Name	Туре	Connection	Short Description						
PLQFP 208-1				(If not used)							
51		DRI6	IN	LV	Digital Video Red 6 Input						
52		DRI5	IN	LV	Digital Video Red 5 Input						
53		DRI4	IN	LV	igital Video Red 4 Input						
54		DRI3	IN	LV	Digital Video Red 3 Input						
55		DRI2	IN	LV	Digital Video Red 2 Input						
56		DRI1	IN	LV	Digital Video Red 1 Input						
57		DRI0	IN	LV	Digital Video Red 0 Input (LSB)						
58		DGI7	IN	LV	Digital Video Green 7 Input						
59		DGI6	IN	LV	Digital Video Green 6 Input						
60		DGI5	IN	LV	Digital Video Green 5 Input						
61		DGI4	IN	LV	Digital Video Green 4 Input						
62		DGI3	IN	LV	Digital Video Green 3 Input						
63		DGI2	IN	LV	Digital Video Green 2 Input						
64		DGI1	IN	LV	Digital Video Green 1 Input						
65		DGI0	IN	LV	Digital Video Green 0 Input (LSB)						
66		DBI7	IN	LV	Digital Video Blue 7 Input						
67		DBI6	IN	LV	Digital Video Blue 6 Input						
68		DBI5	IN	LV	Digital Video Blue 5 Input						
69		DBI4	IN	LV	Digital Video Blue 4 Input						
70		DBI3	IN	LV	Digital Video Blue 3 Input						
71		DBI2	IN	LV	Digital Video Blue 2 Input						
72	/	DBI1	IN	LV	Digital Video Blue 1 Input						
73		DBI0	IN	LV	Digital Video Blue 0 Input (LSB)						
74		GND3.3DRI	SUPPLY	OBL	Ground Digital Ram Interface						
75		VSUP3.3DRI	SUPPLY	OBL	Supply Voltage Digital Ram Interface, 3.3 V						
76		GND3.3COM	SUPPLY	OBL	Ground Common						
77		VSUP3.3COM	SUPPLY	OBL	Supply Voltage Common, 3.3V						
78		XTALIN	IN	OBL	Analog Crystal Input						
79		XTALOUT	OUT	OBL	Analog Crystal Output						
80		CLKOUT	OUT	LV	Digital 20MHz Clock Output						
81		VSO	OUT	LV	Vertical Sync Output, Frontend						

VCTP	Pin No.	Pin Name	Туре	Connection	Short Description
PLQFP 208-1				(If not used)	
82		HSO	OUT	LV	Horizontal Sync Output, Frontend
83		SCL	IN/OUT	OBL	I ² C Bus Clock Input/Output
84		SDA	IN/OUT	OBL	I ² C Bus Data Input/Output
85		GND3.3FL	SUPPLY	OBL	Ground Flash
86		VSUP3.3FL	SUPPLY	OBL	Supply Voltage Flash, 3.3 V
87		P2_0	IN/OUT	LV	Port 2, Bit 0 Input/Output
88		P2_1	IN/OUT	LV	Port 2, Bit 1 Input/Output
89		P2_2	IN/OUT	LV	Port 2, Bit 2 Input/Output
90		P2_3	IN/OUT	LV	Port 2, Bit 3 Input/Output
91		P2_4 TDI	IN/OUT	LV	Port 2, Bit 4 Input/Output JTAG Interface Data Input
92		P2_5 TMS	IN/OUT	LV	Port 2, Bit 5 Input/Output JTAG Interface Mode Select Input
93		OSDV DBO2_0	IN/OUT	LV	Graphic Vertical Sync Input/Output Channel 2 Digital 0 Blue Output (LSB)
94		OSDH DBO2_1	IN/OUT	LV	Graphic Horizontal Sync Input/Output Channel 2 Digital 1 Blue Output
95		GND3.3IO1	SUPPLY	OBL	Ground Digital Input/Output Port 1
96		VSUP3.3IO1	SUPPLY	OBL	Supply Voltage Input/Output Port 1, 3.3 V
97		OSDCLK DBO2_2	IN/OUT	LV	Graphic Clock Input/Output Channel 2 Digital 2 Blue Output
98		OSDFSW DBO2_3	IN/OUT	LV	Graphic Fast Switch Input/Output Channel 2 Digital 3 Blue Output
99		OSDHCS1 P3_7 DBO2_4	IN/OUT	LV	Graphic Half Contrast 1 Input/Output Port 3, Bit 7 Input/Output Channel 2 Digital 4 Blue Output
100		OSDHCS0 P3_6 DBO2_5	IN/OUT	LV	Graphic Half Contrast 0 Input/Output (LSB) Port 3, Bit 6 Input/Output Channel 2 Digital 5 Blue Output
101		OSDB3 P3_5 DBO2_6	IN/OUT	LV	Graphic Blue 3 Input/Output (MSB) Port 3, Bit 5 Input/Output Channel 2 Digital 6 Blue Output
102		OSDB2 P3_4 DBO2_7	IN/OUT	LV	Graphic Blue 2 Input/Output Port 3, Bit 4 Input/Output Channel 2 Digital 7 Blue Output (MSB)
103		OSDB1 DGO2_0	IN/OUT	LV	Graphic Blue 1 Input/Output Channel 2 Digital 0 Green Output (LSB)
104		OSDB0 DGO2_1	IN/OUT	LV	Graphic Blue 0 Input/Output Channel 2 Digital 1 Green Output

VCTP	Pin No.	Pin Name	Туре	Connection	Short Description
PLQFP 208-1				(If not used)	
105		OSDG3 P3_3 DGO2_2	IN/OUT	LV	Graphic Green 3 Input/Output (MSB) Port 3, Bit 3 Input/Output Channel 2 Digital 2 Green Output
106		OSDG2 P3_2 DGO2_3	IN/OUT	LV	Graphic Green 2 Input/Output Port 3, Bit 2 Input/Output Channel 2 Digital 3 Green Output
107		OSDG1 DGO2_4	IN/OUT	LV	Graphic Green 1 Input/Output Channel 2 Digital 4 Green Output
108		OSDG0 DGO2_5	IN/OUT	LV	Graphic Green 0 Input/Output Channel 2 Digital 5 Green Output
109		OSDR3 P3_1 DGO2_6	IN/OUT	LV	Graphic Red 3 Input/Output (MSB) Port 3, Bit 1 Input/Output Channel 2 Digital 6 Green Output
110		OSDR2 P3_0 DGO2_7	IN/OUT	LV	Graphic Red 2 Input/Output Port 3, Bit 0 Input/Output Channel 2 Digital 7 Green Output (MSB)
111		OSDR1 DRO2_0	IN/OUT	LV	Graphic Red 1 Input/Output Channel 2 Digital 0 Red Output (LSB)
112		OSDR0 DRO2_1	IN/OUT	LV	Graphic Red 0 Input/Output (LSB) Channel 2 Digital 1 Red Output
113		GND3.3IO1	SUPPLY	OBL	Ground Digital Input/Output Port 1
114		VSUP3.3IO1	SUPPLY	OBL	Supply Voltage Input/Output Port 1, 3.3 V
115		PCS5 P2_6	IN/OUT	LV	Flat Panel Control Select 5 PWM Output Port 2, Bit 6 Input/Output
116		PCS4 P2_7	IN/OUT	LV	Flat Panel Control Select 4 REV Output Port 2, Bit 7 Input/Output
117		PCS3 P4_0	IN/OUT	LV	Flat Panel Control Select 3 DE2 Output Port 4, Bit 0 Input/Output
118		PCS2 P4_1	IN/OUT	LV	Flat Panel Control Select 2 DE1 Output Port 4, Bit 1 Input/Output
119		PCS1 P4_2	IN/OUT	LV	Flat Panel Control Select 1 V Output Port 4, Bit 2 Input/Output
120		PCS0 P4_3	IN/OUT	LV	Flat Panel Control Select 0 H Output Port 4, Bit 3 Input/Output
121		PCLK2	OUT	LV	Flat Panel Control Clock 2 Output
122		PCLK1	OUT	LV	Flat Panel Control Clock 1 Output
123		GND1.8DIG	SUPPLY	OBL	Ground Digital Core
124		VSUP1.8DIG	SUPPLY	OBL	Supply Voltage Digital Core, 1.8 V
125		DBO1_0 DRO2_2 LVDSA_4P	OUT	LV	Channel 1 Digital 0 Blue Output ¹⁾ (LSB) Channel 2 Digital 2 Red Output ¹⁾ LVDS Channel 1 bit 4 Positive Output ²⁾

VCTP	Pin No.	Pin Name	Туре	Connection	Short Description					
PLQFP 208-1				(If not used)						
126		DBO1_1 DRO2_3 LVDSA_4N	OUT	LV	Channel 1 Digital 1 Blue Output ¹⁾ Channel 2 Digital 3 Red Output ¹⁾ LVDS Channel 1 bit 4 Negative Output ²⁾					
127		DBO1_2 DRO2_4 VSUP3.3LVDS	OUT SUPPLY	LV OBL	Channel 1 Digital 2 Blue Output ¹⁾ Channel 2 Digital 4 Red Output ¹⁾ Supply Digital Voltage LVDS ²⁾ Port, 3.3 V					
128		DBO1_3 DRO2_5 LVDSA_3P	OUT	LV	Channel 1 Digital 3 Blue Output ¹⁾ Channel 2 Digital 5 Red Output ¹⁾ LVDS Channel 1 bit 3 Positive Output ²⁾					
129		DBO1_4 DRO2_6 LVDSA_3N	OUT	LV	Channel 1 Digital 4 Blue Output ¹⁾ Channel 2 Digital 6 Red Output ¹⁾ LVDS Channel 1 bit 3 Negative Output ²⁾					
130		DBO1_5 DRO2_7 GND3.3LVDS	OUT SUPPLY	LV OBL	Channel 1 Digital 5 Blue Output ¹⁾ Channel 2 Digital 7 Red Output ¹⁾ (MSB) Ground Digital LVDS ²⁾ , 3.3 V					
131		DBO1_6 DBO1_0 LVDSA_CLKP	OUT	LV	Channel 1 Digital 6 Blue Output ¹⁾ Channel 1 Digital 0 Blue Output ¹⁾ (LSB) LVDS Channel 1 Clock Positive Output ²⁾					
132		DBO1_7 DBO1_1 LVDSA_CLKN	OUT	LV	Channel 1 Digital 7 Blue Output ¹⁾ Channel 1 Digital 1 Blue Output ¹⁾ LVDS Channel 1 Clock Negative Output ²⁾					
133		VSUP3.3IO2 VSUP3.3LVDS	SUPPLY	OBL	Supply Digital Output ¹⁾ Port 2 Supply Digital Voltage LVDS ²⁾ , 3.3 V					
134		GND3.3IO2 LVDSA_2P	SUPPLY OUT	OBL LV	Ground Voltage Output ¹⁾ Port 2, 3.3 V LVDS Channel 1 bit 2 Positive Output ²⁾					
135		DBO1_8 DBO1_2 LVDSA_2N	OUT	LV	Channel 1 Digital 8 Blue Output ¹⁾ Channel 1 Digital 2 Blue Output ¹⁾ LVDS Channel 1 bit 2 Negative Output ²⁾					
136		DBO1_9 DBO1_3 GND3.3LVDS	OUT SUPPLY	LV OBL	Channel 1 Digital 9 Blue Output ¹⁾ (MSB) Channel 1 Digital 3 Blue Output ¹⁾ Ground Digital LVDS ²⁾ , 3.3 V					
137		DGO1_0 DBO1_4 LVDSA_1P	OUT	LV	Channel 1 Digital 0 Green Output ¹⁾ (LSB) Channel 1 Digital 4 Blue Output ¹⁾ LVDS Channel 1 bit 1 Positive Output ²⁾					
138		DGO1_1 DBO1_5 LVDSA_1N	OUT	LV	Channel 1 Digital 1 Green Output ¹⁾ Channel 1 Digital 5 Blue Output ¹⁾ LVDS Channel 1 bit 1 Negative Output ²⁾					
139		DGO1_2 DBO1_6 VSUP3.3LVDS	OUT SUPPLY	LV OBL	Channel 1 Digital 2 Green Output ¹⁾ Channel 1 Digital 6 Blue Output ¹⁾ Supply Digital Voltage LVDS ²⁾ , 3.3 V					
140		DGO1_3 DBO1_7 LVDSA_0P	OUT	LV	Channel 1 Digital 3 Green Output ¹⁾ Channel 1 Digital 7 Blue Output ¹⁾ (MSB) LVDS Channel 1 bit 0 Positive Output ²⁾					

VCTP PLQFP	Pin No.	Pin Name	Туре	Connection (If not used)	Short Description					
208-1										
141		DGO1_4 DGO1_0 LVDSA_0N	OUT	LV	Channel 1 Digital 4 Green Output ¹⁾ Channel 1 Digital 0 Green Output ¹⁾ (LSB) LVDS Channel 1 bit 0 Negative Output ²⁾					
142		DGO1_5 DGO1_1 VSUP1.8LVDS	OUT SUPPLY	LV OBL	Channel 1 Digital 5 Green Output ¹⁾ Channel 1 Digital 1 Green Output ¹⁾ Supply Analog Voltage LVDS ²⁾ , 1.8 V					
143		DGO1_6 DGO1_2 REXT	OUT ANA	LV OBL	Channel 1 Digital 6 Green Output ¹⁾ Channel 1 Digital 2 Green Output ¹⁾ LVDS External Resistor ²⁾					
144		DGO1_7 DGO1_3 GND1.8LVDS	OUT SUPPLY	LV OBL	Channel 1 Digital 7 Green Output ¹⁾ Channel 1 Digital 3 Green Output ¹⁾ Ground Analog LVDS ²⁾ , 1.8 V					
145		DGO1_8 DGO1_4 LVDSB_3P	OUT	LV	Channel 1 Digital 8 Green Output ¹⁾ Channel 1 Digital 4 Green Output ¹⁾ Dual-LVDS Channel 2 bit 3 Positive Output ²⁾					
146		DGO1_9 DGO1_5 LVDSB_3N	OUT	LV	Channel 1 Digital 9 Green Output ¹⁾ (MSB) Channel 1 Digital 5 Green Output ¹⁾ Dual-LVDS Channel 2 bit 3 Negative Output ²⁾					
147		DRO1_0 DGO1_6 GND3.3LVDS	OUT SUPPLY	LV OBL	Channel 1 Digital 0 Red Output ¹⁾ (LSB) Channel 1 Digital 6 Green Output ¹⁾ Ground Digital LVDS ²⁾ , 3.3 V					
148		DRO1_1 DGO1_7 LVDSBCLKP	OUT	LV	Channel 1 Digital 1 Red Output ¹⁾ Channel 1 Digital 7 Green Output ¹⁾ (MSB) Dual-LVDS Channel 2 Clock Positive Output ²⁾					
149		GND3.3IO2 LVDSBCLKN	SUPPLY OUT	OBL LV	Ground Digital Output ¹⁾ Port 2 Dual-LVDS Channel 2 Clock Negative Output ²⁾					
150		VSUP3.3IO2 VSUP3.3LVDS	SUPPLY	OBL	Supply Voltage Output ¹⁾ Port 2, 3.3 V Supply Digital Voltage LVDS ²⁾ , 3.3 V					
151		DRO1_2 DRO1_0 LVDSB_2P	OUT	LV	Channel 1 Digital 2 Red Output ¹⁾ Channel 1 Digital 0 Red Output ¹⁾ (LSB) Dual-LVDS Channel 2 bit 2 Positive Output ²⁾					
152		DRO1_3 DRO1_1 LVDSB_2N	OUT	LV	Channel 1 Digital 3 Red Output ¹⁾ Channel 1 Digital 1 Red Output ¹⁾ Dual-LVDS Channel 2 bit 2 Negative Output ²⁾					
153		DRO1_4 DRO1_2 GND3.3LVDS	OUT SUPPLY	LV OBL	Channel 1 Digital 4 Red Output ¹⁾ Channel 1 Digital 2 Red Output ¹⁾ Ground Digital LVDS ²⁾ , 3.3 V					
154		DRO1_5 DRO1_3 LVDSB_1P	OUT	LV	Channel 1 Digital 5 Red Output ¹⁾ Channel 1 Digital 3 Red Output ¹⁾ Dual-LVDS Channel 2 bit 1 Positive Output ²⁾					
155		DRO1_6 DRO1_4 LVDSB_1N	OUT	LV	Channel 1 Digital 6 Red Output ¹⁾ Channel 1 Digital 4 Red Output ¹⁾ Dual-LVDS Channel 2 bit 1 Negative Output ²⁾					

VCTP	Pin No.	Pin Name	Туре	Connection	Short Description					
PLQFP 208-1				(If not used)						
156		DRO1_7 DRO1_5 VSUP3.3LVDS	OUT SUPPLY	LV	Channel 1 Digital 7 Red Output ¹⁾ Channel 1 Digital 5 Red Output ¹⁾ Supply Digital Voltage LVDS ²⁾ , 3.3 V					
157		DRO1_8 DRO1_6 LVDSB_0P	OUT	LV	Channel 1 Digital 8 Red Output ¹⁾ Channel 1 Digital 6 Red Output ¹⁾ Dual-LVDS Channel 2 bit 0 Positive Output ²⁾					
158		DRO1_9 DRO1_7 LVDSB_0N	OUT	LV	Channel 1 Digital 9 Red Output ¹⁾ (MSB) Channel 1 Digital 7 Red Output ¹⁾ (MSB) Dual-LVDS Channel 2 bit 0 Negative Output ²⁾					
159		P1_7 TDO	IN/OUT	OBL	Port 1, Bit 7 Input/Output JTAG Interface Data Output					
160		P1_6 TCLK	IN/OUT	OBL	Port 1, Bit 6 Input/Output JTAG Interface Clock Input					
161		P1_5	IN/OUT	LV	Port 1, Bit 5 Input/Output					
162		P1_4	IN/OUT	LV	Port 1, Bit 4 Input/Output					
163		GND3.3DAC	SUPPLY	OBL	Ground DAC					
164		VSUP3.3DAC	SUPPLY	OBL	Supply Voltage DAC, 3.3V					
165		P1_3 ROUT	IN/OUT	LV	Port 1, Bit 3 Input/Output Analog Red Output					
166		P1_2 GOUT	IN/OUT	LV	Port 1, Bit 2 Input/Output Analog Green Output					
167		P1_1 BOUT	IN/OUT	LV	Port 1, Bit 1 Input/Output Analog Blue Output					
168		P1_0 SVMOUT	IN/OUT	LV	Port 1, Bit 0 Input/Output Scan Velocity Modulation Output					
169		VSUP1.8FE	SUPPLY	OBL	Supply Voltage Analog Video Frontend, 1.8 V					
170		VSUP3.3FE	SUPPLY	OBL	Supply Voltage Analog Video Frontend, 3.3 V					
171		VIN22 DHS	IN	GND	Analog Video 22 H-Sync Input Digital Video H-Sync Input					
172		VIN21	IN	GND	Analog Video 21 B HD Input					
173		VIN20	IN	GND	Analog Video 20 G HD Input					
174		VIN19	IN	GND	Analog Video 19 R HD Input					
175		VIN18	IN	GND	Analog Video 18 Fast Blank 2 Input					
176		VIN17	IN	GND	Analog Video 17 B HD Input					
177		VIN16	IN	GND	Analog Video 16 G HD Input					
178		VIN15	IN	GND	Analog Video 15 R HD Input					
179		VIN13	IN	GND	Analog Video 13 B HD Input					

VCTP	Pin No.	Pin Name	Туре	Connection	Short Description						
PLQFP 208-1				(If not used)							
180		VIN12	IN	GND	Analog Video 12 G HD Input						
181		VIN11	IN	GND	Analog Video 11 R HD Input						
182		VIN9	IN	GND	Analog Video 9 Y or B SD Input						
183		VIN8	IN	GND	Analog Video 8 C or Fast Blank 1 Input						
184		VIN7	IN	GND	Analog Video 7 Y or G SD Input						
185		VSUP1.8FE	SUPPLY	OBL	Supply Voltage Analog Video Frontend, 1.8 V						
186		GNDA	SUPPLY	OBL	Analog Video Frontend, Platform Ground						
187		VIN6	IN	GND	Analog Video 6 C or R SD Input						
188		VIN5	IN	GND	Analog Video 5 Y/CVBS Input						
189		VIN3	IN	GND	Analog Video 3 CVBS Input						
190		VIN2	IN	GND	Analog Video 2 CVBS Input						
191		VIN1	IN	GND	Analog Video 1 CVBS Input						
192		VSUP3.3VO	SUPPLY	OBL	Supply Voltage Analog Video Output, 3.3 V						
193		VOUT3	OUT	LV	Analog cvbs Video 3 Output						
194		VOUT2	OUT	OBL	Analog cvbs Video 2 Output						
195		VOUT1	OUT	OBL	Analog cvbs Video 1 Output						
196		GND3.3IO3	SUPPLY	OBL	Ground Digital Input/Output Port 1						
197		VSUP3.3IO3	SUPPLY	OBL	Supply Voltage Input/Output Port 1, 3.3 V						
198		656I0 P3_0	IN/OUT	LV	Digital 656 Bit 0 Input (LSB) Port 3, Bit 0 Input/Output						
199		656I1 P3_1	IN/OUT	LV	Digital 656 Bit 1 Input Port 3, Bit 1 Input/Output						
200		656l2 P3_2	IN/OUT	LV	Digital 656 Bit 2 Input Port 3, Bit 2 Input/Output						
201		656l3 P3_3	IN/OUT	LV	Digital 656 Bit 3 Input Port 3, Bit 3 Input/Output						
202		656I4 P3_4	IN/OUT	LV	Digital 656 Bit 4 Input Port 3, Bit 4 Input/Output						
203		656I5 P3_5	IN/OUT	LV	Digital 656 Bit 5 Input Port 3, Bit 5 Input/Output						
204		656I6 P3_6	IN/OUT	LV	Digital 656 Bit 6 Input Port 3, Bit 6 Input/Output						
205		656I7 P3_7	IN/OUT	LV	Digital 656 Bit 7 Input Port 3, Bit 7 Input/Output						
206		656CLKI	IN/OUT	GND	Digital 656 Clock Input						

VCTP	VCTP Pin No. Pin N		Туре	Connection	Short Description						
PLQFP 208-1				(If not used)							
207		656CLKO OUT		LV	Digital 656 Clock Output						
208		656O7 P4_7 TCLKFW	IN/OUT	LV	Digital 656 Bit 7 Output Port 4, Bit 7 Input/Output JTAG Interface Clock Input (firmw. Controler)						

Display		CRT								FPD										
Application	Analog RGB + SVMOUT + H + V							TTL (Single RGB), LVDS (Dual or Single)						TTL (Dual RGB)						
Panel control									X	X	X	X	X	X	X	X	Х	X	X	X
656IN	Х	Х	Х		Х	Х			Х	Х	Х		Х	Х			Х		Х	
656OUT	Х	X	Х	Х					X	Х	X	X					Х	X		
OSD444	Х			Х	X		Х		X			X	X		X					
OSD222		X				Х				Х				X						
Port 1	4	4	4	4	4	4	4	4	8	8	8	8	8	8	8	8	8	8	8	8
Port 2	8	8	8	8	8	8	8	8	6	6	6	6	6	6	6	6	6	6	6	6
Port 3		6	8	8		6	8	8		6	6	8		6	8	8		8		8
Port 4	2	2	2	2	8	8	8	8					8	8	8	8			8	8
Max Number of Ports	14	20	22	22	20	26	28	28	14	20	20	22	22	28	30	30	14	22	22	30
Note: 24bit RG	B inp	out is	alwa	ys av	ailabl	е														

Maximum Number of Ports

only in RGB output versiononly in LVDS output version

2.2.2. Pin Descriptions

2.2.2.1. Supply Pins

VSUP1.8DIG - Supply Voltage 1.8 V

This pin is main and standby supply for the digital core logic of controller, video and display processing.

VSUP1.8FE – Supply Voltage 1.8 V

This pin is main and standby supply for the analog video frontend.

VSUP3.3FE - Supply Voltage 3.3 V

This pin is main and standby supply for the analog video frontend.

VSUP3.3VO - Supply Voltage 3.3 V

This pin is main and standby supply for the analog video outputs.

VSUP1.8LVDS - Supply Voltage 1.8 V

This pin is main and standby supply for the analog LVDS core.

VSUP3.3LVDS – Supply Voltage 3.3 V

This pin is main and standby supply for the Digital LVDS port.

VSUP3.3FL - Supply Voltage 3.3 V

This pin is main and standby supply for the Flash device.

VSUP3.3DRI - Supply Voltage 3.3 V

This pin is main supply for the digital RAM interface.

VSUP3.3RAM – Supply Voltage 3.3 V

This pin is main supply for the RAM device

VSUP3.3IO 1-3 - Supply Voltage 3.3 V

This 3 pins are main and standby supply for the digital I/O-ports.

VSUP3.3COM - Supply Voltage 3.3 V

This pin is main and standby supply for the digital Input ports and common digital logic.

VSUP3.3DIG - Supply Voltage 3.3 V

This pin is main supply for the digital core logic of IF and audio processing and digital video backend.

VSUP8.0AU – Supply Voltage 8.0 V

This pin is main supply for the analog audio processing.

VSUP5.0SIF - Supply Voltage 5.0 V

This pin is main supply for the SIF processing.

VSUP3.3DAC - Supply Voltage 3.3 V

This pin is main and standby supply for the Analog DAC.

GND* - Ground

This pin are main ground for all digital analog and port supplies.

Application Note:

All GND pins must be connected to a low-resistive ground plane underneath the IC. All supply pins must be connected separately with short and low-resistive lines to the power supply. Decoupling capacitors from VSUPxx to GND have to be placed as closely as possible to these pins. It is recommended to use more than one capacitor. By choosing different values, the frequency range of active decoupling can be extended.

2.2.2.2 Audio Pins

VREFAU - Reference Voltage for Analog Audio

This pin serves as the internal ground connection for the analog audio circuitry. It must be connected to the GND pin with a 3.3 μF and a 100 nF capacitor in parallel.

SGND – Analog Reference Input

This is the reference ground Analog Audio part.

AIN1 R/L - Audio 1 Inputs

The analog input signal for audio 1 is fed to this pin. Analog input connection must be AC coupled.

AIN2 R/L - Audio 2 Inputs

The analog input signal for audio 2 is fed to this pin. Analog input connection must be AC coupled.

AIN3 R/L - Audio 3 Inputs

The analog input signal for audio 3 is fed to this pin. Analog input connection must be AC coupled.

AIN4 R/L - Audio 4 Inputs

The analog input signal for audio 4 is fed to this pin. Analog input connection must be AC coupled.

AIN5 R/L – Audio 5 Inputs

The analog input signal for audio 5 is fed to this pin. Analog input connection must be AC coupled.

AOUT1 R/L – Audio 1 Outputs

Output of the analog audio 1 signal. Connections to these pins are intended to be AC coupled.

AOUT2 R/L – Audio 2 Outputs

Output of the analog audio 2 signal. Connections to these pins are intended to be AC coupled.

SPEAKER R/L – Loudspeaker Outputs Output of the loudspeaker signal.

HEADPHONES R/L – Headphones Outputs Output of the headphones signal.

SUBWOOFER – Subwoofer Outputs Output of the subwoofer signal

I2S_DEL_WS - Delay Line Bus Word Strobe This is the word strobe signal of the delay line bus.

I2S_DEL_CL - Delay Line Bus Clock This is the Clock signal of the delay line bus.

I2S_DEL_IN - Delay Line Bus Data Input This is the data input signal of the delay line bus.

I2S_DEL_OUT - Delay Line Bus Data Output This is the data output signal of the delay line bus.

I2S_WS - I2S Word Strobe
This is the word strobe signal of I2S bus.

I2S_DA_IN - I2S Data Input
This is the data input signal of I2S bus.

I2S_CL - I2S Clock This is the Clock signal of I2S bus.

SPDIF OUT -

This is an SPDIF output signal to connect to an A/V receiver.

SIF –/+ – Sound IF Input This is the SIF input to connect to an external DRX.

VREFSIF – Reference Voltage for SIF This pin serves as the internal ground connection for the analog audio circuitry.

2.2.2.3 Video Pins

656I 0-7 – Digital 656 Data Input These are the 8 bits digital 656 video inputs.

656CLKI – Digital 656 Input clock This is the clock for the digital 656 video inputs.

656O 0-7 – Digital 656 Data Output These are the 8 bits digital 656 video outputs.

656CLKO– Digital 656 output clock This is the clock for the digital 656 video outputs.

OSDR 0-3 – Graphic Data input/output These are the 2 or 4 bit graphic input/output

OSDG 0-3 – Graphic Data input/output These are the 2 or 4 bit graphic input/output

OSDB 0-3 – Graphic Data input/output These are the 2 or 4 bit graphic input/output

OSDHCS 0-1 – Graphic Half Contrast Input/Output This is the half contrast for the graphic input/output

OSDFSW – Graphic Fast Switch Input/Output This is the fast switch for the graphic input/output

OSDCLK – Graphic clock Input/Output
This is the clock for the graphic video input/output

OSDV – Graphic vertical sync Input/Output
This is the vertical sync for the graphic input/output

OSDH – Graphic horizontal sync Input/Output This is the horizontal sync signal for the graphic I/O

DRO1_ 0-9 - Digital Red Outputs This are 10 bits digital signals for red outputs, for dual RGB use bits (0-7).

DGO1_ 0-9 - Digital Green Output This are 10 bits digital signals for green outputs, for dual RGB use bits (0-7).

DBO1_ 0-9 - Digital Blue Outputs This are 10 bits digital signals for blue outputs, for dual RGB use bits (0-7).

DRO2_ 0-7 - Digital dual Red Outputs
This are 8 bits digital signals for red outputs.

DGO2_ 0-7 - Digital dual Green Output This are 8 bits digital signals for green outputs.

DBO2_ 0-7 - Digital dual Blue Outputs
This are 8 bits digital signals for blue outputs.

PCS 0-5 - LCD Panel Control Select Outputs
This are 6 control select signals for LCD outputs.
For CRT application use PCS_0 as H sync and PCS_1 as V sync Back End.

PCLK1,2 - LCD Panel Clock Outputs
This are the clock signals for LCD/RGB outputs.

LVDSA_* - LCD Panel LVDS Outputs
This are 12 signals and clocks for LVDS single or dual output.

LVDSB_* - LCD Panel LVDS Outputs
This are 10 signals and clocks for LVDS dual output.

REXT - LVDS External Resistor This pin is connected to the external LVDS resistor. (6.2 kOhm to gnd)

DRI 0-7 - Digital video inputs for Red This are 8 bits digital inputs for red signal

DGI 0-7- Digital video inputs for Green This are 8 bits digital inputs for green signal

DBI 0-7- Digital video inputs for Blue This are 8 bits digital inputs for blue signal.

DEN - Digital video inputs Enable

This is the enable signal for the Digital Video Inputs.

DHS - Digital video inputs Horizontal Sync

This is the H Sync signal for the Digital RGB input bus or for the VGA Video Inputs.

DVS - Digital video inputs Vertical Sync

This is the V Sync signal for the Digital RGB input bus or for the VGA Video Inputs.

DCLK - Digital video inputs Clock

This is the Clock signal for the Digital Video Inputs.

CLKOUT – Digital Output clock

This is a 20MHz clock for the external video ICs.

VIN 1-22 - Analog Video Input

These are the 19 analog video inputs.

(Vin 4,10 and 14 are missing)

A CVBS, S-VHS, YCrCb or RGB signal is converted using the luma, chroma and component AD converter. Vin 8,18 are fast blank inputs. Vin22 is an Hsync input. The input signals must be AC-coupled.

VOUT 1-3 – Analog Video Output

The analog video inputs that are selected by the video matrix are output at these pins.

ROUT, GOUT, BOUT - Analog RGB Output

These pins are the analog Red/Green/Blue outputs of the back-end.

SVMOUT – Scan Velocity Modulation Output

This output delivers the analog SVM signal. The D/A converter is a current sink like the RGB D/A converters. At zero signal the output current is 50% of the maximum output current.

2.2.2.4 Controller Pins

XTALIN Crystal Input and **XTALOUT** Crystal Output These pins are connected to an 20.25 MHz crystal oscillator. An external clock can be fed into XTALIN.

RESETQ - Reset Input/Output

A low level on this pin resets the VCT 69xyP. The internal CPU can pull down this pin to reset external devices connected to this pin.

TEST – Test Input

This pin enables factory test modes. For normal operation, it must be connected to ground.

SCL – I²C Bus Clock

This pin delivers the I²C bus clock line. The signal can be pulled down by external slave ICs to slow down data transfer.

SDA – I²C Bus Data

This pin delivers the I²C bus data line.

P1 0-P1 3 - I/O Port

These pins provide CPU controlled I/O ports.

P1_4–**P1_7** – I/O Port

These pins provide CPU controlled I/O ports.

Also used as **CADC1–4** – Controller A/D inputs 1 to 4. This 4 pins are analog/digital converters from the controller

P2_0-P2_7 - I/O Port

These pins provide CPU controlled I/O ports.

P3_0-P3_7 – I/O Port

These pins provide CPU controlled I/O ports.

P4 0-P4 7 - I/O Port

These pins provide CPU controlled I/O ports.

TDO-TCLK-TDI-TMS -JTAG Interface Pins for TV controler.


TCLK at pin 4 (656O3) has during reset an internal pull up: (TCLK=0) at end of reset enables the JTAG mode at 656 LSB's, this can also be done via I2C.

This JTAG is also available at Port(1 and 2) but only via I2C.

TDOFW-TCLKFW-TDIFW-TMSFW -JTAG Interface Pins for firmware controler.

TCLKFW at pin 208 (656O7) has during reset an internal pull up: (TCLKFW=0) at end of reset enables the JTAG mode, this can also be done via I2C.

2.2.3. Pinning



Important Note from MICRONAS:


All information and data contained in the data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, not shall they be construed as to create any liability. Any new issue of this data sheet invalidates previous issues. Product availability and delivery are exclusively subject to our respective order confirmation form; the same applies to orders based on development samples delivered.

By this publication, Micronas GmbH does not assume responsibility for patent infringements or other rights of third parties which may result from its use.


Further, Micronas GmbH reserves the right to revise this publication and to make changes to its content, at any time, without obligation to notify any person or entity of such revisions or changes.

2.3. IC301, IC302 (VHITDA8931T-1Y)

2.3.1. Block Diagram




2.3.2. Pinning



2.4. IC201 (VHITDA9886+-1Y)


2.4.1. Block Diagram




2.4.2. Pinning

		Р	IN		DESCRIPTION		
SYMBOL	TDA9885T TDA9885TS	TDA9886T TDA9886TS	TDA9885HN	TDA9886HN			
VIF1	1	1	30	30	VIF differential input 1		
VIF2	2	2	31	31	VIF differential input 2		
n.c.	_	-	32	32	not connected		
OP1	3	3	1	1	output port 1; open-collector		
FMPLL	4	4	2	2	FM-PLL for loop filter		
DEEM	5	5	3	3	de-emphasis output for capacitor		
AFD	6	6	4	4	AF decoupling input for capacitor		
DGND	7	7	5	5	digital ground		
n.c.	_	_	6	6	not connected		
AUD	8	8	7	7	audio output		
TOP	9	9	8	8	tuner AGC TakeOver Point (TOP) for resistor adjustment		
SDA	10	10	9	9	I ² C-bus data input and output		
SCL	11	11	10	10	I ² C-bus clock input		
SIOMAD	12	12	11	11	sound intercarrier output and MAD select with resistor		
n.c.	_	_	12	12	not connected		
n.c.	13	13	13	13	not connected		
n.c.	_	-	14	14	not connected		
TAGC	14	14	15	15	tuner AGC output		
REF	15	15	16	16	4 MHz crystal or reference signal input		
VAGC	_	16	_	17	VIF-AGC for capacitor		
n.c.	16	_	17	_	not connected		
CVBS	17	17	18	18	composite video output		
n.c.	_	-	19	19	not connected		
AGND	18	18	20	20	analog ground		
VPLL	19	19	21	21	VIF-PLL for loop filter		
V _P	20	20	22	22	supply voltage		
AFC	21	21	23	23	AFC output		
OP2	22	22	24	24	output port 2; open-collector		
n.c.	_	_	25	25	not connected		
SIF1	23	23	26	26	SIF differential input 1 and MAD select with resistor		
SIF2	24	24	27	27	SIF differential input 2 and MAD select with resistor		
n.c.	-	_	28	28	not connected		
n.c.	_	_	29	29	not connected		

2.4.2. Pinning (Continued)



2.5. IC202 (STV0360) 2.5.1. Pinning



2.5.2. Pin Description

Pin number	Name	Туре	Description	Drive (mA)
Clock and rese	ets			
12	RESET	l ¹	Hardware reset, active low	-
62	XTALI	Analog	Crystal oscillator input/external clock (1.8 V)	-
63	XTALO	Analog	Crystal oscillator output	-
61	VCCXTAL1.8	Supply	Analog oscillator supply (1.8 V)	-
64	GNDXTAL	Ground	Analog oscillator ground	-
Analog interfa	ce	•		
2	DVCCA1.8	Supply	Analog part digital supply (1.8 V)	-
5	REFM	Analog	Internal negative reference	-
6	REFP	Analog	Internal positive reference	
3	VCCA1.8	Supply	Analog supply (1.8 V)	-
9	INM	Analog	Negative analog input	-
10	INP	Analog	Positive analog input	-
4, 11	GNDA	Supply	Analog ground	-
1	DGNDA	Ground	Analog ground	-
7	VR	Analog	Reference	-
8	VCCA3.3	Supply	Analog supply (3.3 V)	
I ² C interface				
21	SDA	1O ²	Serial data (open drain)	8
20	SCL	1	Serial clock (open drain)	-
19	SDAT	Ю	SDA tuner (open drain)	4
18	SCLT	1	SCL tuner	
MPEG interfac	e	•		
25, 26, 27, 29, 31, 32, 33, 34	D7/0	O ³	Serial D7, MPEG data	8/4
36	CLK_OUT	0	MPEG byte or bit clock	4
23	STR_OUT	0	MPEG first byte sync	2
38	D/P	0	MPEG data valid/parity	4
40	ERROR	0	MPEG packet error	2
51	HFEC0	0	Hierarchical FEC output bit 0	2
50	CCLK/HFEC1	0	Hierarchical FEC output bit 1 or clock for constellation display	2
49	CDATA/HFEC2	0	Hierarchical FEC output bit 2 or data for constellation display	2
48	CIQ/HFEC3	0	Hierarchical FEC output bit 3 or IQ validation for constellation display	2

Pin number	Name	Туре	Description	Drive (mA)
Front end cont	trols			
16	AGC1	Ю	RF AGC control ΣΔ	4
14	AGC2	Ю	IF AGC control ΣΔ	4
17, 60	TEST		Reserved test mode, must be grounded	
58	IP0	I	General-purpose input port 0 and ADC input for RF level monitoring	-
45	OP0	Ю	General-purpose output port 0	4
43	LOCK/OP1	Ю	General-purpose output port 1 or lock indicator	4
42	LOCK/OP2	0	General-purpose output port 2 or lock indicator	4
47	AUX_CLK	Ю	Auxiliary clock	8
55	CS0	1	Chip select LSB	-
53	CS1	I	Chip select MSB	-
Power supply				
13, 28, 39, 57	VDD	Supply	Digital core supply	
22, 35, 44, 52	VDD_3.3	Supply	Digital IO supply	
15, 24, 30, 37, 41, 46, 54, 56, 59	GND	Ground		

- 1. All inputs are 3.3 V compatible
- 2. All bidirectional pads are 3.3 V capable
- 3. All outputs are 3.3 V capable

2.6. IC4001 (Sti5516)

2.6.1. Pinning

	⋖	œ	0	۵	ш	ш	g	I	,	¥		Σ	z	۵	Œ	-	>	>	*	>	44	∢m	∢ ∪	4□	Αш	Απ
56	GND	NOT P1284 STROBE	NOT_P1284 ACK	P1284 PERROR	NOT_P1284 FAULT	P1284 DATA[7]	P1284 DATA[3]	P1284 DATA[0]	TSINZL DATA[4]	TSINZL DATA[2]	TSINZL BYTE CLKVALID	TSIN1 DATA[7]	TSIN1 DATA[3]	TSIN1 BYTE CLKVALID	VDD18	S.	SMIMEM	NOT SMI CS1	SMIDATA [14]	SMIDATA [10]	SMIDATA [7]	SMIDATA [4]	SMIDATA [1]	SMIADDR [11]	SMIADDR [7]	SMIADDR [3]
25	GND	GND	P1284 BUSY	P1284 SELECT	NOT_P1284 INIT	P1284 DATA[6]	P1284 DATA[2]	TSINZL DATA[7]	TSINZL PACKET CLK	TSINZL DATA[1]	TSINZL	TSIN1 DATA[6]	TSIN1 DATA[2]	TSIN1 ERROR	VDD18	SMIDATA	NOT_SMIWE	NOT_SMI CS0	SMIDATA [13]	SMIDATA [9]	SMIDATA [6]	SMIDATA [3]	SMIDATA [0]	SMIADDR [10]	SMIADDR [6]	SMIADDR [2]
24	GND	GND	GND	NOT P1284 AUTOFD	NOT_P1284 SELECTIN	P1284 DATA[5]	P1284 DATA[1]	TSIN2L DATA[6]	TSIN2L DATA[3]	TSIN2L DATA[0]	TSIN2L BYTE CLK	TSIN1 DATA[5]	TSIN1 DATA[1]	TSIN1 PACKET OLK	VDD18	SMIDATA	NOT_SMI RAS	SMIDATA [15]	SMIDATA [12]	SMIDATA [8]	SMIDATA [5]	SMIDATA [2]	SMIADDR [13]	SMIADDR [9]	SMIADDR [5]	SMIADDR [1]
23	GND	GND	GND	GND	VDD33	P1284 DATA[4]	GND	TSIN2L DATA[5]	VDD33	GND	VDD18	TSIN1 DATA[4]	TSIN1 DATA[0]	TSINI BYTE CLK	VDD18	SMIMEM	NOT_SMI CAS	VDD33	SMIDATA [11]	VDD33	GND	VDD33	SMIADDR [12]	SMIADDR [8]	SMIADDR [4]	SMIADDR [0]
8	Do not connect	VDD18	GND	GND																			VDD33	VDD33	VDD33	VDD33
23	GND	GND	GND	GND																			VDD18	GND	GND	GND
50	VDD33	GND	GND	GND																			GND	P105[7]	NOT HSYNC	EVENNOT
19	VDD18	VDD33	VDD33	VDD33																			P105[3]	PIO5[4]	PIOS[5]	PIOS[6]
18	CLK27MA	VDD18	VDD18	VDD18																			VDD33	PIO5[1]	PIO5[2]	PIO4[6]
11	NC	VDD AUDIO FSYN	GND AUDIO FSYN	AUXCLK																			P 104[4]	P104[5]	P104[7]	PIO5[0]
16	VDDGEN	GNDGEN	CLK SPEED SEL	GND							GND	GND	GND	GND	GND	GND							VDD18	PIO4[1]	PIO4[2]	P104[3]
15	GND	GND	VDDVPLL	GND							GND	GND	GND	GND	GND	GND							SPDIF	PIO3[5]	P103[7]	PIO4[0]
41	EMIADDR [5]	EMIADDR [4]	EMIADDR [3]	EMIADDR [2]							GND	GND	GND	GND	GND	GND							GND	DO NOT CONNECT	POM DATA[1]	DO NOT CONNECT
13	EMIADDR [9]	EMIADDR [8]	EMIADDR [7]	EMIADDR [6]							GND	GND	GND	GND	GND	GND							VDD18	SCLK	PCMCLK	LRGLK
12	EMIADDR [13]	EMIADDR [12]	EMIADDR [11]	EMIADDR [10]							GND	GND	GND	GND	GND	GND							GNDVDAC	BOUT	VDDVDAC RGB	NO NO
11	EMIADDR [16]	EMIADDR [15]	EMIADDR [14]	VDD33							GND	GND	GND	GND	GND	GND							VREFDAC RGB	IREFDAC RGB	GOUT	ROUT
10	EMIADDR [19]	EMIADDR [18]	EMIADDR [17]	VDD18													l						GNDVDAC	CVOUT	YOUT	VDDVDAC
6	EMIADDR [23]	EMIADDR E	EMIADDR E	EMIADDR [20]																			SHIELDV	VREFDAC	IREFDAC YCC	COUT
8	EMIDATA EI	EMIADDR EI	EMIADDR EI	VDD33 EI																			LPCLKIN	LPCLK OSC	HTCVDD IF	NOT WDOG RSTOUT
7	EMIDATA EI	EMIDATA EN	EMIDATA EN	GND																			IQL	TMS I	NOT_RESET R	TCK NO.
9	EMIDATA EI	EMIDATA EI	EMIDATA EI	EMIDATA [4]																			VDD33	PlO3[4]	NOT_TRST NO	ТБО
2	EMIDATA EN	EMIDATA EN	EMIDATA EN	VDD33 EN																			OND V	Plos[6]	PIOS[0] NO	PI03[2]
4	EMIDATA EM	EMIDATA EM	EMIDATA EM	VDD33 VI	VDD33	VDD33	GND	VDD18	VDD33	NOT EMI CSA	NOT EMI CSE	VDD33	EMIWAIT NOT TREADY	VDD18	VDD18	INTER RUPT[0]	VDD33	PIOO[3]	PIO0[7]	GND	PIO1[6]	OUTM	OUTP	PiO2[7] PI	PiO3[1] PI	Pioa(3)
3	EMIDATA EMII	EMIDATA EMII	VDD33 EMII	VDD33 VD	GND	GND	VDD18 GI		NOT_EMI VD	NOT EMI NOT CS	NOT EMI NOT CS	VDD33 VD	NOT EMI NOT LEGA	VDD18 VD	DCU TRIGGER VD	INTER INT	PIOO[2] VD	PIO0[4] PIC	PIO1[0] PIC	PiO1[3] GI	VDDASA PIC	GNDAA OL DAC RIC	OUTP OU	Pioz[5] Pio	Pioz(6) Pio	PIOZ[4] PIC
								c EMIBOOT MODE[0]													_					
2	AM EMIFLASH CLK	133 VDD33	133 VDD33	133 VDD33	D GND	D GND	118 VDD18	EMI NC	EMI NOT EMI S RAS	EMI NOT EMI	MIBE NOT_EMIBE	MIOE VDD33	133 EMIRD NOTWR	JER VDD18	118 VDD18	ER INTER	[1] PIO0[0]	16] PIO0[5]	[2] PIO1[1]	[5] PIO1[4]	AA VDDAA	T VCCAA	ASA IREF	FIL PIO2[1]	[7] PIO2[2]	q0] P102[3]
-	A SDRAM CLK	B vpp33	С уррзз	D vpp33	E GND	F GND	G VDD18	H NOT EMI ACKREQ	J NOT EMI	K NOT EMI	L NOT_EMIBE	M NOT_EMIDE	N vDD33	P TRIGGER IN	R VDD18	T INTER RUPT[3]	U PIOO[1]	V PICO[6]	W PIO1[2]	Y PIO1[5]	A VSSAA DAC	A OUTM	A VCCASA DAC	A VBGFIL	A PIO1[7]	A P102[0]

2.6.2. Pin Description

STi5516 pin list

Signal names are prefixed by NOT_ if they are active low; otherwise they are active high. All signals are only 3.3 V capable unless otherwise indicated as 1.8 V or 5 V tolerant.

Table 2: I/O load capacitance and DC loading

Pad type	Functional pin group	Maximum load capacitance (pF)	Drive (mA)	Notes
C4	Others	75	4	
S8	SDRAM/EMI	75	8	
S8b	SDRAM/EMI	75	8	
E8	EMI	35	8	а
	(programmable)	25	6	а
		15	4	а
		5	2	а
P4	PIO	400	4	

a. Typical load, but the maximum is 75 pF

Table 3: Analog power supply pins

Pin	Location	Number	Function
VDDVDACRGB	AE12	1	3.3 V power supply for RGB video DAC
VDDVDACYCC	AF10	1	3.3 V power supply for YCC video DAC
GNDVDACRGB	AC12	1	Ground for RGB video DAC
GNDVDACYCC	AC10	1	Ground for YCC video DAC
SHIELDVDAC	AC9	1	Shield ground for 2 x video DACs
IREFDACRGB	AD11	1	RGB video DAC current reference
IREFDACYCC	AE9	1	YCC video DAC current reference
VREFDACRGB	AC11	1	RGB video DAC voltage reference
VREFDACYCC	AD9	1	YCC video DAC voltage reference
VDDVPLL	C15	1	3.3 V power for video PLL
VDDAUDIOFSYN	B17	1	1.8 V dedicated power for low jitter audio clock frequency synthesizer
GNDAUDIOFSYN	C17	1	Dedicated ground for low jitter audio clock frequency synthesizer
VDDGENFSYN	A16	1	1.8 V dedicated power for nonaudio clock frequency synthesizer
GNDGENFSYN	B16	1	Dedicated ground for nonaudio clock frequency synthesizer
VDDAADAC	AA2	1	3.3 V power for audio DAC
VSSAADAC	AA1	1	Ground for audio DAC command switches

Table 3: Analog power supply pins

Pin	Location	Number	Function
VDDASADAC	AA3	1	3.3 V power for audio DAC substrate
VCCAADAC	AB2	1	3.3 V power for audio DAC command switches
GNDAADAC	AB3	1	Ground for audio DAC
VCCASADAC	AC1	1	3.3 V power for audio DAC command switches substrate
IREF	AC2	1	Audio DAC output reference current
VBGFIL	AD1	1	Audio DAC filtered output reference voltage

Table 4: Digital power supply pins

Pin	Location Number		Function
VDD18	а	24	1.8 V power supply
VDD33	b	35	3.3 V power supply
RTCVDD	AE8	1	Low power controller 1.8 V power supply
GND	С	76	Ground for power supplies

- a. A19, B18, B22, C18, D10, D18, G1 to G3, H4, L23, P2 to P4, R1, R2, R4, R23 to R26, AC13, AC16 and AC21.
- b. A20, B1, B2, B19, C1 to C3, C19, D1 to D5, D8, D11, D19, E4, E23, F4, J4, J23, M2 to M4, N1, U4, V23, Y23, AB23, AC6, AC18, AC22, AD22, AE22 and AF22.
- c. A15, A21, A23 to A26, B15, B20, B21, B23 to B25, C20 to C24, D7, D15, D16, D20 to D23, E1 to E3, F1 to F3, G4, G23, K23, L11 to L16, M11 to M16, N11 to N16, P11 to P16, R11 to R16, T11 to T16, Y4, AA23, AC5, AC14, AC20, AD21, AE21 and AF21.

Table 5: RTC pins

Pin	Location	I/O	Function
LPCLKIN ^a	AC8	1	Low power clock input
LPCLKOSC ^A	AD8	I/O	Low power clock oscillator

a. 1.8 V tolerant

Table 6: System pins

Pin	Location	I/O	Function	Pad type
CLK27MA ^A	A18	I	Selectable input clock to PLL or for x1 mode	C4
CLKSPEEDSEL ^a	C16	I	PLL speed select	C4
AUXCLKOUT ^a	D17	0	Auxiliary clock for general use	C4
NOT_RESET ^B	AE7	1	System reset	-
NOT_WDOGRSTOUT ^a	AF8	0	Internal watchdog timer reset.	C4

a. 5 V tolerant

Table 7: JTAG pins

Pin	Location	I/O	Function	Pad type
TDI ^A	AC7	I	Boundary scan test data input	C4
TMS ^a	AD7	I	Boundary scan test mode select	C4
TCK ^a	AF7	I	Boundary scan test clock	-
NOT_TRST ^a	AE6	I	Boundary scan test logic reset	C4
TDO ^a	AF6	0	Boundary scan test data output	C4

a. 5 V tolerant

Table 8: DCU pins

Pin	Location	I/O	Function	Pad type
DCUTRIGGERIN ^a	P1	I	External trigger input to DCU	C4
DCUTRIGGEROUT ^A	R3	0	Signal to trigger external debug circuitry	C4

a. 5 V tolerant

b. 1.8 V tolerant

Table 9: EMI pins

Pin	Location	I/O	Function	Pad type
NOT_EMIRAS or NOT_CI_IORD ^a	J2	0	Row address strobe for SDRAM	C4
NOT_EMICAS or NOT_CI_IOW ^a	J1	0	Column address strobe for SDRAM	E8
NOT_EMICSA	K4	0	Peripheral chip select A	E8
NOT_EMICSB	K3	0	Peripheral chip select B	E8
NOT_EMICSC	K2	0	Peripheral chip select C	E8
NOT_EMICSD	K1	0	Peripheral chip select D	E8
NOT_EMICSE	L4	0	Peripheral chip select E	E8
NOT_EMICSF	L3	0	Peripheral chip select F	E8
NOT_EMIBE[1:0]	L1, L2	0	External device data bus byte enable. 1 bit per byte of the data bus.	E8
NOT_EMIOE or NOT_CI_OE	M1	0	External device output enable.	E8
NOT_EMILBA or NOT_CI_WEA	N3	0	Flash device load burst address.	E8
EMIWAITNOTTREADY ^b	N4	I	External memory device target ready indicator	C4
EMIRDNOTWR	N2	0	External read/write access indicator. Common to all devices.	E8
EMIDATA[15:0]	С	I/O	External common data bus.	E8
EMIADDR[25:2] ^d	е	0	External common address bus	E8
NOT_EMIREQGNT	J3	0	Bus request/grant indicator	E8
NOT_EMIACKREQ ^b	H1	I	Bus grant/request indicator	C4
EMIBOOTMODE0 ^b	H3	I	External power-up port size indicator	C4
EMISDRAMCLK	A1	0	SDRAM clock	E8
EMIFLASHCLK	A2	0	Peripheral clock	E8

- a. Or equivalent ATA HDD interface signal.
- b. 5 V tolerant
- c. B3, A3, A4, B4, C4, A5, B5, C5, A6, B6, C6, D6, A7, B7, C7 and A8.
- d. EMIADDR[19:20] are used as ATA HDD interface function: ATA CS0 and CS1. There is no interconnect configuration control register bit to select this function. The addresses are just reused as chip selects.
- e. B8, C8, A9, B9, C9, D9, A10, B10, C10, A11, B11, C11, A12, B12, C12, D12, A13, B13, C13, D13, A14, B14, C14 and D14.

Table 10: Transport stream 2 pins

Pin	Location	I/O	Function	Pad type
TSIN2LBYTECLK ^a	L24	I/O	Transport stream bit clock	C4
TSIN2LBYTECLKVALID ^a	L26	I/O	Transport stream bit clock valid edge	C4
TSIN2LERROR ^a	L25	I/O	Transport stream packet error	C4
TSIN2LPACKETCLK ^a	J25	I/O	Transport stream packet strobe	C4
TSIN2LDATA[7:0] ^a	bс	I/O	Transport stream data	C4

- a. 5 V tolerant
- b. H25, H24, H23, J26, J24, K26, K25 and K24
- c. TSIN2LDATA7 is used for data input in serial mode.

Table 11: Transport stream 1 pins

Pin	Location	I/O	Function	Pad type
TSIN1BYTECLK ^a	P23	I	Transport stream bit/byte clock	C4
TSIN1BYTECLKVALID ^a	P26	I	Transport stream bit/byte clock valid edge	C4
TSIN1ERROR ^a	P25	I	Transport stream packet error	C4
TSIN1PACKETCLK ^a	P24	1	Transport stream packet strobe	C4
TSIN1DATA[7:0] ^a	b, c	1	Transport stream data in	C4

- a. 5 V tolerant
- b. M26, M25, M24, M23, N26, N25, N24 and N23.
- c. TSIN1DATA7 is used for data input in serial mode.

Table 12: Programmable I/O pins

Pin	Location	I/O	Function	Pad type
PIO0[0:7] ^A	b	I/O	Parallel input/output pin or alternative function	P4
PIO1[0:7] ^a	С	I/O		P4
PIO2[0:7] ^a	d	I/O		P4
PIO3[0:7] ^a	е	I/O		P4
PIO4[0:7] ^a	f	I/O		P4
PIO5[0:7] ^a	g	I/O		P4

- a. 5 V tolerant
- b. U2, U1, U3, V4, V3, V2, V1 and W4
- c. W3, W2, W1, Y3, Y2, Y1, AA4 and AE1
- d. AF1, AD2, AE2, AF2, AF3, AD3, AE3 and AD4
- e. AE5, AE4, AF5, AF4, AD6, AD15, AD5 and AE15
- f. AF15, AD16, AE16, AF16, AC17, AD17, AF18 and AE17
- g. AF17, AD18, AE18, AC19, AD19, AE19, AF19 and AD20

Table 13: Digital audio pins^a

Pin	Location	I/O	Function	Pad type
SCLK ^B	AD13	0	Serial clock	C4
PCMDATA[1] ^b	AE14	0	PCM data out	C4
PCMCLK ^b	AE13	I/O	External PCM clock input or internal PCM clock output	C4
LRCLK ^b	AF13	0	Left/right clock	C4
SPDIF ^b	AC15	0	Digital audio output	C4

- a. Note: Digital audio input pins PCMI_SCLK, PCMI_DATA and PCMI_LRCLK are alternate functions for NOT_CD_REQ[1], I1284HOSTLOGICHIGH, and NOT_CD_REQ[0], on PIO port 3 bits [6:4]
- b. 5 V tolerant

Table 14: AVSDRAM pins (SMI)

Pin	Location	I/O	Function	Pad type
SMIADDR[13:0]	а	0	Audio/video core SDRAM address bus	S8
SMIDATA[15:0]	b	I/O	Audio/video core SDRAM data bus	S8
NOT_SMICS0	V25	0	Audio/video core SDRAM chip select for 1st SDRAM	S8
NOT_SMICS1	V26	0	Audio/video core SDRAM chip select for 2nd 16 Mbit SDRAM	S8
NOT_SMICAS	U23	0	Audio/video core SDRAM column address strobe	S8
NOT_SMIRAS	U24	0	Audio/video core SDRAM row address strobe	S8
NOT_SMIWE	U25	0	Audio/video core SDRAM write enable	S8
SMIMEMCLKIN	T23	1	Audio/video core SDRAM memory clock input	S8b
SMIMEMCLKOUT	U26	0	Audio/video core SDRAM memory clock output	S8
SMIDATAML	T24	0	Audio/video core SDRAM data bus lower byte enable	S8
SMIDATAMU	T25	0	Audio/video core SDRAM data bus upper byte enable	S8

a. AC24, AC23, AD26, AD25, AD24, AD23, AE26, AE25, AE24, AE23, AF26, AF25, AF24 and AF23.

Table 15: IEEE 1284/1394 pins

Pin	Location	I/O	Function	Pad type
P1284DATA[7:0] ^A	b	I/O	1284 data or 1394 AV data	l14
NOT_P1284SELECTIN ^a	E24	I/O	1284 or 1394 AV control signals	l14
NOT_P1284INIT ^a	E25	I/O		l14
NOT_P1284FAULT ^a	E26	I/O		114
NOT_P1284AUTOFD ^a	D24	I/O		114
P1284SELECT ^a	D25	I/O		l14
P1284PERROR ^a	D26	I/O		114
P1284BUSY ^a	C25	I/O		l14
NOT_P1284ACK ^a	C26	I/O		114
NOT_P1284STROBE ^a	B26	I/O		114

a. 5 V tolerant

b. V24, W26, W25, W24, W23, Y26, Y25, Y24, AA26, AA25, AA24, AB26, AB25, AB24, AC26 and AC25.

b. F26, F25, F24, F23, G26, G25, G24 and H26.

Table 16: Interrupt pins

Pin	Location	I/O	Function	Pad type
INTERRUPT[3:0] ^A	b	I/O	External interrupts	C4

a. 5 V tolerant

Table 17: Analog audio DAC (digital-to-analog converter) pins

Pin	Location	I/O	Function
OUTPLEFT	AC3	0	Left channel, differential positive current output
OUTMLEFT	AB1	0	Left channel, differential negative current output
OUTPRIGHT	AC4	0	Right channel, differential positive current output
OUTMRIGHT	AB4	0	Right channel, differential negative current output

Table 18: Analog video DAC pins

Pin	Location	I/O	Function
ROUT	AF11	0	Red output
GOUT	AE11	0	Green output
BOUT	AD12	0	Blue output
COUT	AF9	0	Chroma output
CVOUT	AD10	0	Composite video output
YOUT	AE10	0	Luma output

Table 19: Digital video pins

Pin	Location	I/O	Function	Pad type
NOT_HSYNC ^A	AE20	I/O	Horizontal sync	C4
EVENNOTODD ^a	AF20	I/O	Vertical sync	C4

a. 5 V tolerant

b. T1, T2, T3 and T4.

Table 20: Port 0 PIO signal assignments

Port 0 bit	Input	Output
Bit 0		SC0_DATAOUT or ASC0_TXD ^a
Bit 1	SC0_DATAIN or ASC0_RXD ^a	
Bit 2	SC0_CG_EXTCLK	
Bit 3		SC0CG_CLK or SMCDSS_CLK ^b
Bit 4		(SCO_RESET)
Bit 5		(SC0_NOT_SETVCC)
Bit 6		SC0_DIR or ASC0_NOTOE ^c , (SC0_NOT_SETVPP)
Bit 7	(SC0_DETECT)	

- a. ASC0 TX/RX data becomes smartcard TX/RX data when the ASC module is used in smartcard mode.
- b. Output function between PIO or smartcard module clock generator alternate function and clock generator module frequency synthesizer clock is selected by bit 28 in the interconnect register CONFIG_CONTROL_A (SMCARDA_DSSSMCLK_NOT_PIOBIT3). If the DSS smartcard mode is selected (bit 28 = 1), this overrides the normal PIO or PIO alternate function output.
- c. When ASC0 is used in nonsmartcard mode, the smartcard direction signal becomes an active low ASC TX output enable signal. The signals are in fact the same, that is, SC0_DIR = 0 means smartcard TX is active.

Table 21: Port 1 PIO signal assignments

Port 1 bit	Input	Output
Bit 0		SC1_DATAOUT or ASC1_TXD ^a
Bit 1	SC1_DATAIN or ASC1_RXD ^a	
Bit 2	SC1_CG_EXTCLK	
Bit 3		SC1CG_CLK or SMCDSS_CLK ^b
Bit 4		(SC1_RESET)
Bit 5	YC[1]	YC[1], (SC1_NOT_SETVCC)
Bit 6		SC1_DIR or ASC1_NOTOE ^c , (SC1_NOT_SETVPP)
Bit 7	YC[0] (SC1_DETECT)	YC[0]

- a. ASC1 TX/RX data becomes smartcard TX/RX data when the ASC module is used in smartcard mode.
- b. Output function between PIO or smartcard module clock generator alternate function and clock generator module frequency synthesizer clock is selected by bit 29 in the interconnect register CONFIG_CONTROL_A (SMCARDB_DSSSMCLK_NOT_PIOBIT3). If the DSS smartcard mode is selected (bit 29 = 1) this overrides the normal PIO or PIO alternate function output.
- c. When ASC1 is used in nonsmartcard mode the smartcard direction signal becomes an active low ASC TX output enable signal. The signals are in fact the same, that is, SC1 DIR = 0

Table 22: Port 2 PIO signal assignments

Port 2 bit	Input	Output
Bit 0		MAFE_HC1 or NOT_ASC4_RTS ^a
Bit 1		MAFE_DOUT or ASC4_TXD ^a
Bit 2	MAFE_DIN or ASC4_RXD ^a	
Bit 3	MAFE_FS or NOT_ASC4_CTS ^a	
Bit 4	MAFE_SCLK	
Bit 5	PWM_CAPTURE0	
Bit 6		PWM_COMPARE0
Bit 7		PWM_OUT0

a. Controlled by bit MAFE_OR_UART4_SEL in interconnect register CONFIG_CONTROL_D (bit 20).

Table 23: Port 3 PIO signal assignments

Port 3 bit	Input	Output
Bit 0	SSC0_MTSR_DIN or SSC0_MRST_DIN	SSC0_MTSR_DOUT or SSC0_MRST_DOUT ^a
Bit 1	SSC0_SCLKIN	SSC0_SCLKOUT
Bit 2	SSC1_MTSR_DIN or SSC1_MRST_DIN	SSC1_MTSR_DOUT or SSC1_MRST_DOUT ^b
Bit 3	SSC1_SCLK	SSC1_SCLK
Bit 4	NOT_CD_REQ[0] or PCMI_LRCLK	I1284PERILOGICHIGH
Bit 5	Slave mode I1284HOSTLOGICHIGH or PCMI_DATA	Master mode I1284HOSTLOGICHIGH
Bit 6	NOT_CD_REQ[1] or PCMI_SCLK	I1284INNOTOUT
Bit 7		PWM_OUT1

- a. Output function selected by bit 24 in interconnect configuration register CONFIG_CONTROL_B (COMMS_SSC0_DOUT_MRST_NOTMTSR_MUXSEL)
- b. Output function selected by bit 25 in interconnect configuration register CONFIG_CONTROL_B (COMMS_SSC1_DOUT_MRST_NOTMTSR_MUXSEL)

Table 24: Port 4 PIO signal assignments

Port 4 bit	Input	Output
Bit 0	TTXTREQUEST or OSDENABLE	OSDENABLE ^a
Bit 1	CFC	TXTDATAOUT ^b
Bit 2	YC[7]	YC[7]
Bit 3	ASC2_RXD	
Bit 4		ASC2_TXD ^c
Bit 5	PWM_CAPTURE2 or YC[6]	YC[6]
Bit 6	SCCG_EXTCLK	PWM_COMPARE2
Bit 7		PWM_OUT2

- a. OSDENABLE output function is selected rather than PIO by interconnect configuration register CONFIG_CONTROL_C, bit 2 (CONFIG_OTHER_ALT_PIOPORT4[0]). The output can then be turned off by the MPEG video decoder to use OSDENABLE as an input.
- b. TXTDATAOUT function selected by interconnect configuration register CONFIG_CONTROL_C, bit 3 (CONFIG_OTHER_ALT_PIOPORT4[1])
- c. After reset, register CONFIG_CONTROL_C bit 4 must be set to 1 to pass PIO data or to use ASC2_TXD in alternate output PIO mode.


Table 25: Port 5 PIO signal assignments

Port 5 bit	Input	Output
Bit 0	IRB_IR_IN ^a	
Bit 1	IRB_UHF_IN ^b	
Bit 2		Infrared transmitter/receiver drive PPM
Bit 3		Infrared transmitter/receiver drive jack (0 or z) open drain jack output ^{c, d}
Bit 4	YC[5]	ASC3_TXD or YC[5] ^e
Bit 5	ASC3_RXD or YC[4]	YC[4]
Bit 6	NOT_ASC3_CTS or YC[3]	YC[3]
Bit 7	YC[2]	NOT_ASC3RTS or YC[2] ^e


- a. The wake-up from low power mode function is enabled by interconnect configuration register CONFIG_CONTROL_D, bit 21 (RC_IRDA_DATA_IN_EN).
- b. The wake-up from low power mode function is enabled by interconnect configuration register CONFIG_CONTROL_D, bit 22 (UHF_IN_EN).
- c. PIO needs to be configured as open drain in alternate output mode to use infrared transmitter/receiver drive jack.
- d. After reset, bit 5 in CONFIG_CONTROL_C must be set to 1 to pass PIO data or use infrared transmitter/receiver drive jack in alternate function mode.
- e. Output function selected by bit 11 in CONFIG_CONTROL_E (CONFIG_OTHER_ALT_PIO_YC)

2.7. IC3301 (RH-IXB064WJN1Q)

2.7.1. FRC Block Diagram




2.7.2. FRC Pinning




BLOCK DIAGRAM

System Block Diagram



Power-Source Block Diagram





SCHEMATIC DIAGRAMS

Description:

VOLTAGE MEASUREMENT CONDITION:

1. The voltages at test points are measured on exclusive AC adaptor and the stable supply voltage of AC 230V. Signals are fed by a color bar signal generator for servicing purpose and the above voltages are measured with a 20k ohm/V tester.

INDICATION OF RESISTOR & CAPACITOR:

RESISTOR

- 1. The unit of resistance " Ω " is omitted. (K= $k\Omega$ =1000 Ω , M=M Ω).
- 2. All resistors are \pm 5%, unless otherwise noted. (J= \pm 5%, F= \pm 1%, D= \pm 0.5%)
- 3. All resistors are 1/16W, unless otherwise noted.
- 4. All resistors are Carbon type, unless otherwise noted.
- ©: Solid

(w): Cement

S: Oxide Film

T): Special

N: Metal Coating

CAPACITOR

- 1. All capacitors are μF , unless otherwise noted. (P=pF= $\mu \mu$ F).
- 2. All capacitors are 50V, unless otherwise noted.
- 3. All capacitors are Ceramic type, unless otherwise noted.

(ML): Mylar

(TA): Tantalum

(PF): Polypro Film

(ST): Styrol

CAUTION:


This circuit diagram is original one, therefore there may be a slight difference from yours.

IMPORTANT SAFETY NOTICE:


PARTS MARKED WITH " A " ()

IMPORTANT FOR MAINTAINING THE SAFETY OF THE SET. BE SURE TO REPLACE THESE PARTS WITH SPECIFIED ONES FOR MAINTAINING THE SAFETY AND PERFORMANCE OF THE SET.

LC-32/37GD9E RC/LED Unit Diagram




LC-32/37GD9E KEY Unit Diagram




110


LC-32GD9E POWER SUPPLY Unit Diagram




LC-37GD9E POWER SUPPLY Unit Diagram




LC-32GD9E INVERTER Unit Diagram (RUNTKA214WJZZ)




LC-37GD9E INVERTER Unit Diagram (RUNTKA216WJZZ)




LC-37GD9E INVERTER Unit Diagram (RUNTKA217WJZZ)




LC-32/37GD9E AV Unit Diagram




LC-32/37GD9E Digital Unit Diagram 1/4 (STI5516)




LC-32/37GD9E Digital Unit Diagram 2/4 (MEMORIES)




LC-32/37GD9E Digital Unit Diagram 3/4 (CI)




LC-32/37GD9E Digital Unit Diagram 4/4 (AUDIO / VIDEO OUT / REG)




LC-32/37GD9E Main Unit Diagram 1/6 (HDMI)




LC-32/37GD9E Main Unit Diagram 2/6 (Signal IN OUT)




LC-32/37GD9E Main Unit Diagram 3/6 (VCTP)




LC-32/37GD9E Main Unit Diagram 4/6 (FRC)



LC-32/37GD9E Main Unit Diagram 5/6 (MISC)



LC-32/37GD9E Main Unit Diagram 6/6 (POWER DC-DC)





Sharp LCD-TV - XBOX 360 Setup

Sharp LCD-TV's work with the XBOX 360 using the component cable supplied with the XBOX 360 Premium Edition.

Depending on the LCD-TV that you are using, you may have to use the 3 RCA to 15-pin D-sub adapter cable supplied with the Sharp LCD-TV.

Please ensure you have the following equipment before starting: 3 RCA to 15-pin D-sub adapter (Supplied with Sharp LCD-TV)
HD AV Cable (Supplied with XBOX360 Premium Edition or can be purchased separately)
Remote control for LCD-TV
XBOX 360

Sharp LCD TV's can be configured to work with the XBOX 360 as follows:

Configuring your Sharp LCD-TV


XBOX 360 controller

Before you connect your XBOX 360, please ensure that you have told your LCD-TV that you are going to use component signal input.

Using the Sharp LC-42XD1E as an example:

- 1. Press the "Menu" button on the remote control.
- 2. Using the cursor arrows on your remote control, move to "Connections" and press the "OK" button.
- 3. Using the cursor arrows on your remote control, move to "Input Select" and press the "OK" button.
- 4. Using the cursor arrows on your remote control, move to "EXT4".
- 5. Using the cursor arrows on your remote control, more to "COMPONENT" and press the "OK" button
- 6. Press the "END" button on your remote control.

Note – Please consult you operation manual for other models.



SHARP ELECTRONICS (UK) LTD TECHNICAL SUPPORT TECHNICAL SERVICES GROUP

Page 1 of 5 Issue 29/03/07



Connecting your XBOX 360

Before you can configure your XBOX 360, you need to ensure the cable to your Sharp LCD-TV has been configured correctly.


Using the HD AV Cable supplied with the XBOX 360 Premium, using the 3 RCA to 15-pin D-sub adapter cable supplied with the Sharp LCD-TV, using the Sharp LC-42XD1E as an example:

Note - Please ensure that all of your equipment is turned off.

1. Connect the HD AV cable to the XBOX 360 and ensure the settings switch has been moved to "HDTV"



2. Connect the HD AV cable to the 3 RCA to 15-pin D-sub adapter cable using the corresponding colours.



3. Connect the 3 RCA to 15-pin D-sub adapter cable to your LCD-TV.



SHARP ELECTRONICS (UK) LTD TECHNICAL SUPPORT TECHNICAL SERVICES GROUP

Page 2 of 5 Issue 29/03/07



Configuring your XBOX 360

Before you connect your XBOX 360, please ensure that you have told your LCD-TV that you are going to use component signal input and ensure the cable to your Sharp LCD-TV has been configured correctly.

Using the Sharp LC-42XD1E as an example:

1. When you power on the XBOX 360, your unit will output 720P and display the following screen.



2. Using the cursor keys on your controller, move to "System".



3. Press the "Select" button on your controller.




SHARP ELECTRONICS (UK) LTD TECHNICAL SUPPORT TECHNICAL SERVICES GROUP

Page 3 of 5 Issue 29/03/07



4. Using the cursor keys on your controller, move to "Display", and press the "Select" button.




Using the cursor keys on your controller, move to "HDTV Settings", and press the "Select" button.



6. Using the cursor keys on your controller, move to the output of your choice, and press the "Select" button.

Note – Sharp LCD-TV's only support 480p, 720p and 1080i output via component. 1080p is supported via the 2 x HDMI inputs (HDMI cable not available from Microsoft).




Note – This screen is only available after downloading the XBOX 360 update from XBOX Live. If the XBOX 360 update has not been applied, you can only select 720p and 1080i.

SHARP ELECTRONICS (UK) LTD TECHNICAL SUPPORT TECHNICAL SERVICES GROUP

Page 4 of 5 Issue 29/03/07



7. After selecting your output, the screen will blank for a few seconds and then display the following.



8. Follow the on-screen instructions using the cursor keys on your controller and pressing the "Select" button. The screen will blank again for a few seconds switching to 50hz. The following will be displayed.



9. Follow the on-screen instructions using the cursor keys on your controller and pressing the "Select" button.

You have now configured your XBOX 360 for use with your Sharp LCD-TV. If you require additional support or have any questions about your Sharp LCD-TV, please contact the Sharp helpdesk on – 0870 787 4837.

Please keep with the operation manual for future reference

SHARP ELECTRONICS (UK) LTD TECHNICAL SUPPORT TECHNICAL SERVICES GROUP

Page 5 of 5 Issue 29/03/07